- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373916 > AD7783BRU-REEL (ANALOG DEVICES INC) Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7783BRU-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| 中文描述： | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | MS-153-AB, TSSOP-16 |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大小： | 217K |
| 代理商： | AD7783BRU-REEL |
REV. B
–8–
AD7783
NOISE PERFORMANCE
Table I shows the output rms noise and output peak-to-peak
resolution in bits (rounded to the nearest 0.5 LSB) for the two
input voltage ranges. The numbers are typical and are generated
at a differential input voltage of 0 V. The peak-to-peak reso-
lution figures represent the resolution for which there will be
no code flicker within a six-sigma limit. The output noise comes
from two sources. The first is the electrical noise in the semi-
conductor devices (device noise) used in the implementation of
the modulator. Secondly, when the analog input is converted
into the digital domain, quantization noise is added. The device
noise is at a low level and is independent of frequency. The
quantization noise starts at an even lower level but rises rapidly
with increasing frequency to become the dominant noise source.
Table I. Typical Output RMS Noise and
Peak-to-Peak Resolution vs. Input Range
Input Range
±
160 mV
0.65
16.5
±
2.56 V
2.30
18.5
Noise (
m
V)
Peak-to-Peak Resolution (Bits)
DIGITAL INTERFACE
The AD7783
’
s serial interface consists of four signals:
CS
,
SCLK, DOUT/
RDY
, and MODE. The MODE pin is used to
select the master/slave mode of operation. When the part is
configured as a master, SCLK is an output; SCLK is an input
when slave mode is selected. Data transfers take place with
respect to this SCLK signal. The DOUT/
RDY
line is used
for accessing data from the data register. This pin also functions
as a
RDY
line. When a conversion is complete, DOUT/
RDY
goes low to indicate that data is ready to be read from the
AD7783
’
s data register. It is reset high when a read operation
from the data register is complete. It also goes high prior to
the updating of the output register to indicate when
not
to
read from the device to ensure that a data read is not attempted
while the register is being updated. The digital conversion is
also output on this pin.
CS
is used to select the device and to place the device in standby
mode. When
CS
is taken low, the AD7783 is powered up, the
PLL locks, and the device initiates a conversion. The device will
continue to convert until
CS
is taken high. When
CS
is taken
high, the AD7783 is placed in standby mode, minimizing the
current consumption. The conversion is aborted, DOUT and
SCLK are three-stated, and the result in the data register is lost.
Figure 2 shows the timing diagram for interfacing to the AD7783
with
CS
used to decode the part.
MASTER MODE (MODE = 0)
In this mode, SCLK is provided by the AD7783. With
CS
low,
SCLK becomes active when a conversion is complete and gener-
ates 24 falling and rising edges. The DOUT/
RDY
pin, which is
normally high, goes low to indicate that a conversion is complete.
Data is output on the DOUT/
RDY
pin following the SCLK
falling edge and is valid on the SCLK rising edge. When the
24-bit word has been output, SCLK idles high until the next
conversion is complete. DOUT/
RDY
returns high and will remain
high until another conversion is available. It then operates as a
RDY
signal again. The part will continue to convert until
CS
is
taken high. SCLK and DOUT/
RDY
are three-stated when
CS
is
taken high.
SLAVE MODE (MODE = 1)
In slave mode, the SCLK is generated externally. SCLK must
idle high between data transfers. With
CS
low, DOUT/
RDY
goes low when a conversion is complete. Twenty-four SCLK
pulses are needed to transfer the digital word from the AD7783.
Twenty-four consecutive pulses can be generated or, alterna-
tively, the data transfer can be split into batches. This is useful
when interfacing to a microcontroller that uses 8-bit transfers.
Data is output following the SCLK falling edge and is valid on
the SCLK rising edge.
CIRCUIT DESCRIPTION
Analog Input Channel
The ADC has one fully differential input channel. It feeds into a
high impedance input stage of the buffer amplifier. As a result,
the ADC input can handle significant source impedances and is
tailored for direct connection to external resistive-type sensors,
such as strain gages or resistance temperature detectors (RTDs).
The absolute input voltage range on the ADC input is restricted
to a range between GND + 100 mV and V
DD
–
100 mV. Care
must be taken in setting up the common-mode voltage and input
voltage range so that these limits are not exceeded; otherwise,
there will be a degradation in linearity and noise performance.
Programmable Gain Amplifier
The output from the buffer on the ADC is applied to the input of
the on-chip programmable gain amplifier (PGA). The PGA gain
range is programmed via the RANGE pin. With an external 2.5 V
reference applied, the PGA can be programmed to have a bipolar
range of
±
160 mV (RANGE = 0) or
±
2.56 V (RANGE = 1).
These are the ranges that should appear at the input to the
on-chip PGA.
Bipolar Configuration/Output Coding
The analog input on the AD7783 accepts bipolar input voltage
ranges. Signals on the AIN(+) input of the ADC are referenced
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7783BRU-REEL7 | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| AD7787BRM | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787BRM-REEL | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787 | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7789 | Low Power, 16-/24-Bit Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7783BRU-REEL7 | 功能描述:IC ADC 24BIT 2CH R-R 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7783BRUZ | 功能描述:IC ADC 24BIT SGL R-R 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7783BRUZ-REEL7 | 功能描述:IC ADC 24BIT 2CHAN R-R 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7785 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 20-Bit ⒉-ツ ADC with On-Chip In-Amp and Reference |
| AD7785BRUZ | 功能描述:IC ADC 20BIT SIGMA-DELTA 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。