- 您現在的位置：買賣IC網 > PDF目錄373916 > AD7787BRM (ANALOG DEVICES INC) Low Power, 2-Channel 24-Bit Sigma-Delta ADC PDF資料下載
參數資料
| 型號： | AD7787BRM |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO10 |
| 封裝： | MO-187BA, MSOP-10 |
| 文件頁數： | 5/20頁 |
| 文件大?。?/td> | 326K |
| 代理商： | AD7787BRM |
AD7787
TIMING CHARACTERISTICS
Sample tested during initial release to ensure compliance. All input signals are specified with t
R
= t
F
= 5 ns (10% to 90% of V
DD
) and timed
from a voltage level of 1.6 V (see Figure 3 and Figure 4).
Rev. 0 | Page 5 of 20
V
DD
= 2.5 V to 5.25 V; GND = 0 V, REFIN = 2.5 V, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V, Input Logic 1 = V
DD
, unless otherwise noted.
Table 2.
Parameter
Limit at T
MIN
, T
MAX
(B Version)
Unit
t
3
100
ns min
t
4
100
ns min
Read Operation
t
1
0
ns min
60
ns max
80
ns max
t
21
0
ns min
60
ns max
80
ns max
t
53, 4
10
ns min
80
ns max
t
6
100
ns max
t
7
10
ns min
Write Operation
t
8
0
ns min
t
9
30
ns min
t
10
25
ns min
t
11
0
ns min
Conditions/Comments
SCLK High Pulse Width
SCLK Low Pulse Width
CS Falling Edge to DOUT/RDY Active Time
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.5 V to 3.6 V
SCLK Active Edge to Data Valid Delay
2
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.5 V to 3.6 V
Bus Relinquish Time after CS Inactive Edge
SCLK Inactive Edge to CS Inactive Edge
SCLK Inactive Edge to DOUT/RDY High
CS Falling Edge to SCLK Active Edge Setup Time
2
Data Valid to SCLK Edge Setup Time
Data Valid to SCLK Edge Hold Time
CS Rising Edge to SCLK Edge Hold Time
1
These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
2
The SCLK active edge is the falling edge of SCLK.
3
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and, as such, are independent of external bus loading capacitances.
4
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7787BRM-REEL | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7787 | Low Power, 2-Channel 24-Bit Sigma-Delta ADC |
| AD7789 | Low Power, 16-/24-Bit Sigma-Delta ADC |
| AD7788 | Low Power, 16-/24-Bit Sigma-Delta ADC |
| AD7788ARM | Low Power, 16-/24-Bit Sigma-Delta ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7787BRM-REEL | 功能描述:IC ADC 24BIT LP 2CH SIG 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7787BRMZ | 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7787BRMZ | 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7787 MSOP10 |
| AD7787BRMZ-RL | 功能描述:IC ADC 24BIT 2CH LP SIG 10MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
| AD7788 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-/24-Bit Sigma-Delta ADC |
發布緊急采購，3分鐘左右您將得到回復。