- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373918 > AD7834 (Analog Devices, Inc.) 14-Bit Quad DAC(14位四D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7834 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit Quad DAC(14位四D/A轉(zhuǎn)換器) |
| 中文描述： | 14位四路DAC（14位四的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 416K |
| 代理商： | AD7834 |
AD7834/AD7835
REV. A
–5–
AD7834 PIN DESCRIPTION
Pin Mnemonic
Description
V
CC
V
SS
V
DD
DGND
AGND
V
REF
(+)
V
REF
(–)
V
OUT
1 . . . V
OUT
4
DSG
Logic Power Supply; +5 V
±
5%.
Negative Analog Power Supply; –15 V
±
5%.
Positive Analog Power Supply; +15 V
±
5%.
Digital Ground.
Analog Ground.
Positive Reference Input. The positive reference voltage is referred to AGND.
Negative Reference Input. The negative reference voltage is referred to AGND.
DAC Outputs.
Device Sense Ground Input. Used in conjunction with the
CLR
input for power-on protection of the DACs.
When
CLR
is low, the DAC outputs are forced to the potential on the DSG pin.
Serial Data Input.
Clock input for writing data to the device.
Frame Sync Input. Active low logic input used, in conjunction with DIN and SCLK, to write data to the device
with serial data expected after the falling edge of this signal. The contents of the 24-bit serial-to-parallel input
register are transferred on the rising edge of this signal.
Package Address Inputs. These inputs are hardwired high (V
CC
) or low (DGND) to assign dedicated package
addresses in a multipackage environment.
Package Address Enable Input. When low, this input allows normal operation of the device. When it is high, the
device ignores the package address (but not the channel address) in the serial data stream and loads the serial
data into the input registers. This feature is useful in a multipackage application where it can be used to load the
same data into the same channel in each package.
Load DAC Input (level sensitive). This input signal in conjunction with the
FSYNC
input signal, determines
how the analog outputs are updated. If
LDAC
is maintained high while new data is being loaded into the
device’s input registers, no change occurs on the analog outputs. Subsequently, when
LDAC
is brought low, the
contents of all four input registers are transferred into their respective DAC latches, updating the analog outputs.
Alternatively, if
LDAC
is kept low while new data is shifted into the device, then the addressed DAC latch (and
corresponding analog output) is updated immediately on the rising edge of
FSYNC
.
Asynchronous Clear Input (level sensitive, active low). When this input is brought low, all analog outputs are
switched to the externally set potential on the DSG pin. When
CLR
is brought high, the signal outputs remain at
the DSG potential until
LDAC
is brought low. When
LDAC
is brought low, the analog outputs are switched
back to reflect their individual DAC output levels. As long as
CLR
remains low, the
LDAC
signals are ignored
and the signal outputs remain switched to the potential on the DSG pin.
DIN
SCLK
FSYNC
PA0 . . . PA4
PAEN
LDAC
CLR
PIN CONFIGURATION
DIP AND SOIC
14
13
12
11
17
16
15
20
19
18
10
9
8
1
2
3
4
7
6
5
28
27
26
25
24
23
22
21
TOP VIEW
(Not to Scale)
NC = NO CONNECT
V
SS
DSG
NC
NC
NC
AGND
V
REF
(–)
V
REF
(+)
V
OUT
1
V
OUT
3
V
DD
NC
NC
V
OUT
2
V
OUT
4
DGND
V
CC
SCLK
LDAC
CLR
DIN
PA0
PA1
PA2
FSYNC
PA3
PA4
PAEN
AD7834
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7835 | 14-Bit Quad DAC(14位四D/A轉(zhuǎn)換器) |
| AD7837AR | LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837BN | LC2MOS Complete, Dual 12-Bit MDACs |
| AD7837BQ | 2.7V-5.25V Digital, 5V Analog, 14 Bit, 1.25 MSPS, Serial ADC w/Ref 48-TQFP -40 to 85 |
| AD7837BR | LC2MOS Complete, Dual 12-Bit MDACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7834AN | 功能描述:IC DAC 14BIT QUAD SRL 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7834ANZ | 功能描述:IC DAC 14BIT QUAD SRL 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7834AR | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7834AR-REEL | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7834ARZ | 功能描述:IC DAC 14BIT QUAD SRL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。