欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7840BQ
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS Complete 14-Bit DAC
中文描述: SERIAL, PARALLEL, WORD INPUT LOADING, 2.5 us SETTLING TIME, 14-BIT DAC, CDIP24
封裝: HERMETIC SEALED, CERDIP-24
文件頁數(shù): 11/16頁
文件大小: 337K
代理商: AD7840BQ
AD7840
REV. B
–11–
AD7840–68000 Interface
An interface between the AD7840 and the 68000 microproces-
sor is shown in Figure 19. In this interface example, the
LDAC
input is hardwired low. As a result the DAC latch and analog
output are updated on the rising edge of
WR
. A single move
instruction, therefore, loads the input latch and updates the output.
MOVE.W D0,$DAC
D0 = 68000 D0 Register
DAC = AD7840 Address
Figure 19. AD7840–MC68000 Parallel Interface
Serial Interfacing
Figures 20 to 23 show the AD7840 configured for serial inter-
facing with the
CS
input hardwired to –5 V. T he parallel bus is
not activated during serial communication with the AD7840.
AD7840–ADSP-2101/ADSP-2102 Serial Interface
Figure 20 shows a serial interface between the AD7840 and the
ADSP-2101/ADSP-2102 DSP processor. Also included in the
interface is the AD7870, a 12-bit A/D converter. An interface
such as this is suitable for modem and other applications which
have a DAC and an ADC in serial communication with a
microprocessor.
T he interface uses just one of the two serial ports of the
ADSP-2101/ADSP-2102. Conversion is initiated on the
AD7870 at a fixed sample rate (e.g., 9.6 kHz) which is provided
by a timer or clock recovery circuitry. While communication
takes place between the ADC and the ADSP-2101/ ADSP-2102,
the AD7870
SSTRB
line is low. T his
SSTRB
line is used to
provide a frame synchronization pulse for the AD7840
SYNC
and ADSP-2101/ADSP-2102 T FS lines. T his means that com-
munication between the processor and the AD7840 can only
take place while the AD7870 is communicating with the processor.
T his arrangement is desirable in systems such as modems where
the DAC and ADC communication should be synchronous.
T he use of the AD7870 SCLK for the AD7840 SCLK and
ADSP-2101/ADSP-2102 SCLK means that only one serial port
of the processor is used. T he serial clock for the AD7870 must
be set for continuous clock for correct operation of this interface.
Data from the ADSP-2101/ADSP-2102 is valid on the falling
edge of SCLK . T he
LDAC
input of the AD7840 is permanently
low so the update of the DAC latch and analog output takes
place on the sixteenth falling edge of SCLK (with
SYNC
low).
T he FORMAT pin of the AD7840 must be tied to +5 V and
the JUST IFY pin tied to DGND for this interface to operate
correctly.
Figure 20. Complete DAC/ADC Serial Interface
AD7840–DSP56000 Serial Interface
A serial interface between the AD7840 and the DSP56000 is
shown in Figure 21. T he DSP56000 is configured for normal
mode synchronous operation with gated clock. It is also set up
for a 16-bit word with SCK and SC2 as outputs and the FSL
control bit set to a 0. SCK is internally generated on the
DSP56000 and applied to the AD7840 SCLK input. Data from
the DSP56000 is valid on the falling edge of SCK . T he SC2
output provides the framing pulse for valid data. T his line must
be inverted before being applied to the
SYNC
input of the
AD7840.
T he
LDAC
input of the AD7840 is connected to DGND so the
update of the DAC latch takes place on the sixteenth falling
edge of SCLK . As with the previous interface, the FORMAT
pin of the AD7840 must be tied to +5 V and the JUST IFY pin
tied to DGND.
Figure 21. AD7840–DSP56000 Serial Interface
相關PDF資料
PDF描述
AD7841 Octal 14-Bit, Parallel Input, Voltage-Output DAC
AD7841AS Octal 14-Bit, Parallel Input, Voltage-Output DAC
AD7841BS Octal 14-Bit, Parallel Input, Voltage-Output DAC
AD7843ARU-REEL Touch Screen Digitizer
AD7843 Touch Screen Digitizer
相關代理商/技術參數(shù)
參數(shù)描述
AD7840CQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:14-Bit Digital-to-Analog Converter
AD7840JN 功能描述:IC DAC 14BIT LC2MOS VOUT 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7840-JN 制造商: 功能描述: 制造商:undefined 功能描述:
AD7840JNZ 功能描述:IC DAC 14BIT LC2MOS LP 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD7840JNZ 制造商:Analog Devices 功能描述:IC 14-BIT DAC
主站蜘蛛池模板: 隆德县| 浦城县| 信阳市| 浪卡子县| 松江区| 盐城市| 涿鹿县| 宜州市| 安乡县| 南丰县| 乌恰县| 富川| 茌平县| 保康县| 新平| 镇平县| 五家渠市| 铜陵市| 犍为县| 秀山| 花莲县| 新和县| 定兴县| 宁国市| 从化市| 广南县| 积石山| 天祝| 历史| 巴里| 探索| 迭部县| 昭觉县| 电白县| 太谷县| 通城县| 盱眙县| 斗六市| 济南市| 会理县| 平顺县|