- 您現在的位置：買賣IC網 > PDF目錄373920 > AD7853AR (ANALOG DEVICES INC) 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs PDF資料下載
參數資料
| 型號： | AD7853AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數： | 3/34頁 |
| 文件大?。?/td> | 350K |
| 代理商： | AD7853AR |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Parameter
A Version
1
B Version
1
Units
Test Conditions/Comments
LOGIC OUTPUTS
Output High Voltage, V
OH
I
SOURCE
= 200
μ
A
AV
DD
= DV
DD
= 4.5 V to 5.5 V
AV
DD
= DV
DD
= 3.0 V to 3.6 V
I
SINK
= 0.8 mA
4
2.4
0.4
±
10
4
2.4
0.4
±
10
10
V min
V min
V max
μ
A max
pF max
Output Low Voltage, V
OL
Floating-State Leakage Current
Floating-State Output Capacitance
4
10
Output Coding
Straight (Natural) Binary
Twos Complement
Unipolar Input Range
Bipolar Input Range
CONVERSION RATE
Conversion Time
4.6 (18)
4.6 (18)
(10)
0.4 (1)
μ
s max
μ
s max
μ
s min
(L Versions Only, –40
°
C to +85
°
C, 1 MHz CLKIN)
(L Versions Only, 0
°
C to +70
°
C, 1.8 MHz CLKIN)
(L Versions Only)
Track/Hold Acquisition Time
0.4 (1)
POWER REQUIREMENTS
AV
DD,
DV
DD
I
DD
Normal Mode
5
+3.0/+5.5
+3.0/+5.5
V min/max
6 (1.9)
5.5 (1.9)
6 (1.9)
5.5 (1.9)
mA max
mA max
AV
DD
= DV
DD
= 4.5 V to 5.5 V. Typically 4.5 mA (1.5);
AV
DD
= DV
DD
= 3.0 V to 3.6 V. Typically 4.0 mA (1.5 mA)
Sleep Mode
6
With External Clock On
10
10
μ
A typ
Full Power-Down. Power Management Bits in Control Register
Set as PMGT1 = 1, PMGT0 = 0
Partial Power-Down. Power Management Bits in Control
Register Set as PMGT1 = 1, PMGT0 = 1
Typically 1
μ
A. Full-Power Down. Power Management Bits in
Control Register Set as PMGT1 = 1, PMGT0 = 0
Partial Power-Down. Power Management Bits in Control
Register Set as PMGT1 = 1, PMGT0 = 1
V
DD
= 5.5 V: Typically 25 mW (8);
SLEEP
= V
DD
V
DD
= 3.6 V: Typically 15 mW (5.4);
SLEEP
= V
DD
400
400
μ
A typ
With External Clock Off
5
5
μ
A max
200
200
μ
A typ
Normal Mode Power Dissipation
33 (10.5)
20 (6.85)
33 (10.5)
20 (6.85)
mW max
mW max
Sleep Mode Power Dissipation
With External Clock On
55
36
27.5
18
55
36
27.5
18
μ
W typ
μ
W typ
μ
W max
μ
W max
V
DD
= 5.5 V;
SLEEP
= 0 V
V
DD
= 3.6 V;
SLEEP
= 0 V
V
DD
= 5.5 V: Typically 5.5
μ
W;
SLEEP
= 0 V
V
DD
= 3.6 V: Typically 3.6
μ
W;
SLEEP
= 0 V
With External Clock Off
SYSTEM CALIBRATION
Offset Calibration Span
7
Gain Calibration Span
7
+0.05
×
V
REF
/–0.05
×
V
REF
+1.025
×
V
REF
/–0.975
×
V
REF
V max/min
V max/min
Allowable Offset Voltage Span for Calibration
Allowable Full-Scale Voltage Span for Calibration
NOTES
1
Temperature ranges as follows: A, B Versions, –40
°
C to +85
°
C. For L Versions, A and B Versions f
CLKIN
= 1 MHz over –40
°
C to +85
°
C temperature range,
B Version f
= 1.8 MHz over 0
°
C to +70
°
C temperature range.
2
Specifications apply after calibration.
3
SNR calculation includes distortion and noise components.
4
Sample tested @ +25
°
C to ensure compliance.
5
All digital inputs @ DGND except for
CONVST
,
SLEEP
,
CAL
, and
SYNC
@ DV
. No load on the digital outputs. Analog inputs @ AGND.
6
CLKIN @ DGND when external clock off. All digital inputs @ DGND except for
CONVST
,
SLEEP
,
CAL
, and
SYNC
@ DV
DD
. No load on the digital outputs.
Analog inputs @ AGND.
7
The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7853/AD7853L can calibrate. Note also that these are voltage spans
and are not absolute voltages (i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be AIN(–)
±
0.05
×
V
REF
,
and the allowable system full-scale voltage applied between AIN(+) and AIN(–) for the system full-scale voltage error to be adjusted out will be V
REF
±
0.025
×
V
REF
).
This is explained in more detail in the calibration section of the data sheet.
Specifications subject to change without notice.
AD7853/AD7853L
REV. B
–3–
相關PDF資料 |
PDF描述 |
|---|---|
| AD7853ARS | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853BN | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853BR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853LAN | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853LAR | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7853AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W T/R |
| AD7853ARS | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Tape and Reel |
| AD7853ARS-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24SSOP - Tape and Reel |
| AD7853ARSZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
發布緊急采購，3分鐘左右您將得到回復。