欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD7854L*
廠商: Analog Devices, Inc.
英文描述: 3.3V/5V Low Power RS232 3-Driver/5-Receiver Transceiver; Package: SSOP; No of Pins: 28; Temperature Range: 0°C to +70°C
中文描述: 3 V至5 V單電源。 200 kSPS的12位采樣ADC
文件頁數(shù): 13/28頁
文件大小: 264K
AD7854/AD7854L
REV. B
13
When using the software conversion start for maximum
throughput, the user must ensure the control register write
operation extends beyond the falling edge of BUSY. The falling
edge of BUSY resets the
CONVST
bit to 0 and allows it to be
reprogrammed to 1 to start the next conversion.
TYPICAL CONNECTION DIAGRAM
Figure 8 shows a typical connection diagram for the AD7854/
AD7854L. The AGND and the DGND pins are connected
together at the device for good noise suppression. The first
CONVST
applied after power-up starts a self-calibration
sequence. This is explained in the
calibration
section of the data
sheet. Applying the
RD
and
CS
signals causes the conversion
result to be output on the 12 data pins. Note that after power is
applied to AV
DD
and DV
DD
, and the
CONVST
signal is applied,
the part requires (70 ms + 1/sample rate) for the internal refer-
ence to settle and for the self-calibration to be completed.
4MHz/1.8MHz
OSCILLATOR
AV
DD
DV
DD
AIN(+)
AIN(
)
C
REF1
C
REF2
DB11
DB0
CONVST
AGND
DGND
CLKIN
REF
IN
/REF
OUT
AD7854/
AD7854L
ANALOG
SUPPLY
+3V TO +5V
0.1 F
0.1 F
10 F
0.1 F
0.01 F
CONVERSION
START SIGNAL
0.1nF EXTERNAL REFERENCE
0.1 F ON-CHIP REFERENCE
0V TO 2.5V
INPUT
OPTIONAL
EXTERNAL
REFERENCE
CS
RD
WR
BUSY
AD780/
REF192
C/ P
HBEN
Figure 8. Typical Circuit
For applications where power consumption is a major concern,
the power-down options can be programmed by writing to the
part. See Power-Down section for more detail on low power
applications.
CIRCUIT INFORMATION
The AD7854/AD7854L is a fast, 12-bit single supply A/D con-
verter. The part requires an external 4 MHz/1.8 MHz master
clock (CLKIN), two C
REF
capacitors, a
CONVST
signal to start
conversion and power supply decoupling capacitors. The part
provides the user with track/hold, on-chip reference, calibration
features, A/D converter and parallel interface logic functions on
a single chip. The A/D converter section of the AD7854/
AD7854L consists of a conventional successive-approximation
converter based around a capacitor DAC. The AD7854/
AD7854L accepts an analog input range of 0 to +V
REF.
V
REF
can be tied to V
DD
. The reference input to the part connected
via a 150 k
resistor to the internal 2.5 V reference and to the
on-chip buffer.
A major advantage of the AD7854/AD7854L is that a conver-
sion can be initiated in software as well as applying a signal to
the
CONVST
pin. The part is available in a 28-Lead SSOP
package, and this offers the user considerable space saving advan-
tages over alternative solutions. The AD7854L version typically
consumes only 5.5 mW making it ideal for battery-powered
applications.
CONVERTER DETAILS
The master clock for the part is applied to the CLKIN pin.
Conversion is initiated on the AD7854/AD7854L by pulsing the
CONVST
input or by writing to the control register and setting
the CONVST bit to 1. On the rising edge of
CONVST
(or at the
end of the control register write operation), the on-chip track/
hold goes from track to hold mode. The falling edge of the CLKIN
signal which follows the rising edge of
CONVST
initates the
conversion, provided the rising edge of
CONVST
(or
WR
when
converting via the control register) occurs typically at least 10 ns
before this CLKIN edge. The conversion takes 16.5 CLKIN
periods from this CLKIN falling edge. If the 10 ns setup time is
not met, the conversion takes 17.5 CLKIN periods.
The time required by the AD7854/AD7854L to acquire a signal
depends upon the source resistance connected to the AIN(+)
input. Please refer to the Acquisition Time section for more
details.
When a conversion is completed, the BUSY output goes low,
and the result of the conversion can be read by accessing the
data through the data bus. To obtain optimum performance
from the part, read or write operations should not occur during
the conversion or less than 200 ns prior to the next
CONVST
rising edge. Reading/writing during conversion typically de-
grades the Signal to (Noise + Distortion) by less than 0.5 dBs.
The AD7854 can operate at throughput rates of over 200 kSPS
(up to 100 kSPS for the AD7854L).
With the AD7854L, 100 kSPS throughput can be obtained as
follows: the CLKIN and
CONVST
signals are arranged to give
a conversion time of 16.5 CLKIN periods as described above
and 1.5 CLKIN periods are allowed for the acquisition time.
With a 1.8 MHz clock, this gives a full cycle time of 10
μ
s,
which equates to a throughput rate of 100 kSPS.
相關PDF資料
PDF描述
AD7854BR 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
AD7854AR 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
AD7854L 12-Bit Sampling ADC(單電源,200kSPS 12位采樣A/D轉換器)
AD7854 12-Bit Sampling ADC(單電源,200kSPS 12位采樣A/D轉換器)
AD7858LARS 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC
相關代理商/技術參數(shù)
參數(shù)描述
AD7854LAQ 制造商:Rochester Electronics LLC 功能描述:12 BIT SINGLE CHANNEL PARALLEL ADC I.C. - Bulk
AD7854LAR 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:12-BIT SINGLE CHANNEL PARALLEL ADC I.C. - Bulk
AD7854LAR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 12-BIT PARALLEL 28SOIC W - Tape and Reel
AD7854LARS 功能描述:IC ADC 12BIT PARALLEL LP 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
主站蜘蛛池模板: 方山县| 霍林郭勒市| 万宁市| 化州市| 九龙坡区| 宣汉县| 合山市| 新绛县| 海原县| 高碑店市| 定西市| 赤壁市| 五河县| 黄龙县| 西乡县| 体育| 吐鲁番市| 长沙县| 于田县| 洱源县| 同江市| 汾阳市| 武乡县| 电白县| 昌都县| 临夏县| 麻栗坡县| 万山特区| 丘北县| 鄂州市| 阿瓦提县| 离岛区| 英超| 扬州市| 寻乌县| 台州市| 潮州市| 雷州市| 贵州省| 格尔木市| 华蓥市|