- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373920 > AD7858LBN (ANALOG DEVICES INC) 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7858LBN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| 中文描述： | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁(yè)數(shù)： | 23/32頁(yè) |
| 文件大小： | 315K |
| 代理商： | AD7858LBN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD7858/AD7858L
REV. B
–23–
The timing diagram for a system offset or system gain calibra-
tion is shown in Figure 30. Here again the
CAL
is pulsed and
the rising edge of the
CAL
initiates the calibration sequence (or
the calibration can be initiated in software by writing to the
control register). The rising edge of the
CAL
causes the BUSY
line to go high and it will stay high until the calibration se-
quence is finished. The analog input should be set at the correct
level for a minimum setup time (t
SETUP
) of 100 ns before the rising
edge of
CAL
and stay at the correct level until the BUSY signal
goes low.
CAL
(I/P)
BUSY (O/P)
t
1
AIN (I/P)
t
15
t
SETUP
t
CAL2
V
SYSTEM FULL SCALE
OR
V
SYSTEM OFFSET
Figure 30. Timing Diagram for System Gain or System
Offset Calibration
SERIAL INTERFACE SUMMARY
Table IX details the two interface modes and the serial clock
edges from which the data is clocked out by the AD7858/
AD7858L (DOUT Edge) and that the data is latched in on
(DIN Edge).
In both interface Modes 1 and 2 the
SYNC
is gated with the
SCLK. Thus the
SYNC
↓
may clock out the MSB of data. Sub-
sequent bits will be clocked out by the Serial Clock, SCLK. The
condition for the
SYNC
↓
clocking out the MSB of data is as
follows:
The falling edge of
SYNC
will clock out the MSB if the serial clock
is low when the
SYNC
goes low.
If this condition is not the case, the SCLK will clock out the
MSB. If a noncontinuous SCLK is used, it should idle high.
Table IX. SCLK Active Edges
Interface Mode
Edge
DOUT Edge
SCLK
↓
DIN
SCLK
↑
1, 2
Resetting the Serial Interface
When writing to the part via the DIN line there is the possibility
of writing data into the incorrect registers, such as the test regis-
ter for instance, or writing the incorrect data and corrupting the
serial interface. The
SYNC
pin acts as a reset. Bringing the
SYNC
pin high resets the internal shift register. The first data
bit after the next
SYNC
falling edge will now be the first bit of a
new 16-bit transfer. It is also possible that the test register con-
tents were altered when the interface was lost. Therefore, once
the serial interface is reset it may be necessary to write the 16-bit
word 0100 0000 0000 0010 to restore the test register to its
default value. Now the part and serial interface are completely
reset. It is always useful to retain the ability to program the
SYNC
line from a port of the
μ
Controller/DSP to have the
ability to reset the serial interface.
Table X summarizes the interface modes provided by the
AD7858/AD7858L. It also outlines the various
μ
P/
μ
C to which
the particular interface is suited.
Interface Mode 1 may only be set by programming the control
register (see section on Control Register).
Some of the more popular
μ
Processors,
μ
Controllers, and the
DSP machines that the AD7858/AD7858L will interface to
directly are mentioned here. This does not cover all
μ
Cs,
μ
Ps,
and DSPs. A more detailed timing description on each of the
interface modes follows.
Table X. Interface Mode Description
Interface
Mode
Processor/
Controller
Comment
1
8XC51
8XL51
PIC17C42
(2-Wire)
(DIN Is an Input/
Output Pin)
2
68HC11
68L11
68HC16
PIC16C64
ADSP21xx
DSP56000
DSP56001
DSP56002
DSP56L002
(3-Wire, SPI)
(Default Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7858LBR | 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858L* | 3 V to 5 V Single Supply. 200 kSPS 8-Channel. 12-Bit Sampling ADC |
| AD7862AR-2 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862SQ-10 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862AR-3 | Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7858LBN3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LBNZ | 功能描述:IC ADC 12BIT 8CHAN SRL 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7858LBR | 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 12-BIT SERL 24SOIC W - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL SERIAL 8 CH. 12 BIT ADC I.C. - Bulk |
| AD7858LBR3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC |
| AD7858LBR-REEL | 功能描述:IC ADC 12BIT 8CH SRL 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。