
AD7884/AD7885
REV. C
–3–
TIMNGCHARACTERISTICS
1, 2
Limit at +25
8
C
(All Versions)
Limit at T
MIN
, T
MAX
(A, B Versions)
Parameter
Units
Conditions/Comments
t
1
t
2
t
3
t
4
t
5
t
62
t
73
50
100
0
60
0
57
5
50
40
10
25
60
60
55
55
50
100
0
60
0
57
5
50
40
80
25
60
60
70
70
ns min
ns max
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns min
ns min
ns max
ns max
CONVST
Pulse Width
CONVST
to
BUSY
Low Delay
CS
to
RD
Setup T ime
RD
Pulse Width
CS
to
RD
Hold T ime
Data Access T ime after
RD
Bus Relinquish T ime after
RD
t
8
t
9
t
10
t
11
t
12
t
13
t
14
New Data Valid before Rising Edge of
BUSY
HBEN to
RD
Setup T ime
HBEN to
RD
Hold T ime
HBEN Low Pulse Duration
HBEN High Pulse Duration
Propagation Delay from HBEN Falling to Data Valid
Propagation Delay from HBEN Rising to Data Valid
NOT ES
1
T iming specifications in
bold
print are 100% production tested. All other times are sample tested at +5
°
C to ensure compliance. All input signals are specified
with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
t
6
is measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
3
t
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. T he measured number is then extrap-
olated back to remove the effects of charging or discharging the 100 pF capacitor. T his means that the time, t
7
, quoted in the T iming Characteristics is the true
bus relinquish time of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(V
DD
= +5 V
6
5%, V
SS
= –5 V
6
5%, AGND = DGND = GND = 0 V. See Figures 2, 3, 4 and 5.)
ORDE RING GUIDE
Linearity
T emperature
Range
E rror
(% FSR)
SNR
(dB)
Package
Option
2
Model
1
AD7884AN
AD7884BN
AD7884AP
AD7884BP
AD7885AN
AD7885BN
AD7885AAP –40
°
C to +85
°
C
AD7885ABP –40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
84
84
84
84
84
84
84
84
N-40A
N-40A
P-44A
P-44A
N-28A
N-28A
P-44A
P-44A
±
0.0075
±
0.0075
±
0.0075
±
0.0075
NOT ES
1
Analog Devices reserves the right to ship cerdip (Q) packages in lieu of plastic
DIP (N) packages.
2
N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC).
TO OUTPUT PIN
+2.1V
I
OH
I
OL
C
100pF
1.6mA
200
μ
A
Figure 1. Load Circuit for Access Time and Bus Relinquish
Time