- 您現在的位置：買賣IC網 > PDF目錄373923 > AD7888 (Analog Devices, Inc.) +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP PDF資料下載
參數資料
| 型號： | AD7888 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| 中文描述： | 2.7 V至5.25 V，微功耗，8通道，125 kSPS的，12位ADC的16引腳TSSOP |
| 文件頁數： | 4/16頁 |
| 文件大小： | 164K |
| 代理商： | AD7888 |
REV. 0
AD7888
TIMING SPECIFICATIONS
1
(T
A
= T
MIN
to T
MAX
, unless otherwise noted)
–4–
+4.75 V to +5.25 V
Limit at T
MIN
, T
MAX
(A, B Versions)
Parameter
f
SCLK2
t
CONVERT
t
ACQ
t
1
t
23
t
33
t
4
t
5
t
6
t
7
t
84
t
9
+2.7 V to +3.6 V
Units
Description
2
14.5 t
SCLK
1.5 t
SCLK
10
30
75
20
20
0.4 t
SCLK
0.4 t
SCLK
80
5
2
14.5 t
SCLK
1.5 t
SCLK
10
60
100
20
20
0.4 t
SCLK
0.4 t
SCLK
80
5
MHz max
Throughput Time = t
CONVERT
+ t
ACQ
= 16 t
SCLK
CS
to SCLK Setup Time
Delay from
CS
until DOUT 3-State Disabled
Data Access Time after SCLK Falling Edge
Data Setup Time Prior to SCLK Rising Edge
Data Valid to SCLK Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to DOUT High Impedance
Power-Up Time from Shutdown
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
μ
s typ
NOTES
1
Sample tested at +25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
2
Mark/Space ratio for the SCLK input is 40/60 to 60/40.
3
Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V with V
DD
= 5 V
±
10% and time for an output to
cross 0.4 V or 2.0 V with V
DD
= 3 V
±
10%.
4
t
8
is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
8
, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
Specifications subject to change without notice.
+1.6V
I
OL
200
m
A
200
m
A
I
OH
TO
OUTPUT
PIN
C
L
50pF
Figure 1. Load Circuit for Digital Output Timing Specifications
相關PDF資料 |
PDF描述 |
|---|---|
| AD7888AR | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| AD7888ARU | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| AD7888BR | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| AD7888BRU | +2.7 V to +5.25 V, Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP |
| AD7889 | 12-Bit 600 kSPS ADC(單電源600kSPS12位A/D轉換器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7888AR | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 16-Pin SOIC N 制造商:Analog Devices 功能描述:IC 12BIT ADC 8CH MICROPOWER 7888 |
| AD7888AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 16-Pin SOIC N T/R |
| AD7888AR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 16-Pin SOIC N T/R |
| AD7888ARU | 功能描述:IC ADC 12BIT 8CH 125KSPS 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7888ARU-REEL | 功能描述:IC ADC 12BIT 8CH SRL 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
發布緊急采購，3分鐘左右您將得到回復。