欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD7890BN-10
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: SECURITY GUARD BLACK LOCKDOWN
中文描述: 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDIP24
封裝: 0.300 INCH, PLASTIC, MS-001, DIP-24
文件頁數(shù): 12/20頁
文件大小: 302K
代理商: AD7890BN-10
AD7890
–12–
REV. A
SCLK
CONVST
CONVERSION IS
INITIATED AND
TRACK/HOLD GOES
INTO HOLD
CONVERSION
ENDS 5.9μs
LATER
SERIAL READ
& WRITE
OPERATIONS
RFS
TFS
NEXT CONVST
RISING EDGE
μP INT
SERVICE OR
POLLING
ROUTINE
500ns MIN
READ & WRITE
OPERATIONS SHOULD
END 500ns PRIOR TO
NEXT RISING EDGE OF
CONVST
t
CONVERT
Figure 6.
CONVST
Used as Status Signal in External Clocking Mode
In the Self-Clocking Mode, the AD7890 indicates when conver-
sion is complete by bringing the
RFS
line low and initiating a
serial data transfer. In the external clocking mode, there is no
indication of when conversion is complete. In many applica-
tions, this will not be a problem as the data can be read from the
part during conversion or after conversion. However, applica-
tions which want to achieve optimum performance from the
AD7890 will have to ensure that the data read does not occur
during conversion or during 500 ns prior to the rising edge of
CONVST
. T his can be achieved in either of two ways. T he first
is to ensure in software that the read operation is not initiated
until 5.9
μ
s after the rising edge of
CONVST
. T his will only be
possible if the software knows when the
CONVST
command is
issued. T he second scheme would be to use the
CONVST
sig-
nal as both the conversion start signal and an interrupt signal.
T he simplest way to do this would be to generate a square wave
signal for
CONVST
with high and low times of 5.9
μ
s (see Fig-
ure 6). Conversion is initiated on the rising edge of
CONVST
.
T he falling edge of
CONVST
occurs 5.9
μ
s later and can be
used as either an active low or falling edge-triggered interrupt
signal to tell the processor to read the data from the AD7890.
Provided the read operation is completed 500 ns before the ris-
ing edge of
CONVST
, the AD7890 will operate to specification.
T his scheme limits the throughput rate to 11.8
μ
s minimum.
However, depending upon the response time of the micropro-
cessor to the interrupt signal and the time taken by the proces-
sor to read the data, this may the fastest which the system could
have operated. In any case, the
CONVST
signal does not have
to have a 50:50 duty cycle. T his can be tailored to optimize the
throughput rate of the part for a given system.
Alternatively, the
CONVST
signal can be used as a normal nar-
row pulse width. T he rising edge of
CONVST
can be used as an
active high or rising edge-triggered interrupt. A software delay
of 5.9
μ
s can then be implemented before data is read from the
part.
C
E X T
FUNCT IONING
T he C
EX T
input on the AD7890 provides a means of determin-
ing how long after a new channel address is written to the part
that a conversion can take place. T he reason behind this is
two-fold. Firstly, when the input channel to the AD7890 is
changed, the input voltage on this new channel is likely to be
very different from the previous channel voltage. T herefore, the
part’s track/hold has to acquire the new voltage before an accu-
rate conversion can take place. An internal pulse delays any con-
version start command (as well as the signal to send the track/
hold into hold) until after this pulse has timed out. T he second
reason is to allow the user to connect external antialiasing or sig-
nal conditioning circuitry between MUX OUT and SHA IN.
T his external circuitry will introduce extra settling time into the
system. T he C
EX T
pin provides a means for the user to extend
the internal pulse to take this extra settling time into account.
Basically, varying the value of the capacitor on the C
EX T
pin var-
ies the duration of the internal pulse. Figure 7 shows the rela-
tionship between the value of the C
EX T
capacitor and the
internal delay.
64
0
2000
16
8
250
0
32
40
48
56
1750
1500
1250
1000
750
500
C
EXT
CAPACITANCE – pF
I
μ
s
24
T
A
= +85
°
C
T
A
= –40
°
C
T
A
= +25
°
C
Figure 7. Internal Pulse Width vs. C
EXT
相關(guān)PDF資料
PDF描述
AD7890BN-2 Slide Switch; Circuitry:SPDT; Contact Current Max:4A; Switch Operation:On-On; Switch Terminals:Through Hole; Actuator Style:Vertical Flush; Leaded Process Compatible:Yes; Mounting Type:PCB; Switch Features:Vertical Flush Actuator RoHS Compliant: Yes
AD7890BN-4 Slide Switch; Circuitry:SPDT; Contact Current Max:4A; Switch Operation:On-On; Switch Terminals:Through Hole; Leaded Process Compatible:Yes; Mounting Type:PCB; Switch Features:Vertical Actuator RoHS Compliant: Yes
AD7890BR-10 LC2MOS 8-Channel, 12-Bit Serial, Data Acquisition System
AD7890BR-2 LC2MOS 8-Channel, 12-Bit Serial, Data Acquisition System
AD7890BR-4 LC2MOS 8-Channel, 12-Bit Serial, Data Acquisition System
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7890BN-2 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:8-CH,100K,12-BIT ADC - Bulk
AD7890BN-4 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 24-Pin PDIP
AD7890BNZ-10 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7890BNZ-2 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7890BNZ-4 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
主站蜘蛛池模板: 永济市| 三江| 镇远县| 洞头县| 芦山县| 大名县| 嘉义县| 葵青区| 江孜县| 南丹县| 自治县| 汶上县| 馆陶县| 开平市| 宁城县| 长葛市| 阳泉市| 衡南县| 通辽市| 连云港市| 文水县| 穆棱市| 巫山县| 文山县| 报价| 慈溪市| 凌源市| 海阳市| 铜鼓县| 义马市| 上虞市| 贡觉县| 盐亭县| 洞头县| 广宗县| 股票| 抚松县| 乌拉特中旗| 突泉县| 盐池县| 罗江县|