- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373924 > AD7891AS-2 (ANALOG DEVICES INC) LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7891AS-2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS 8-Channel, 12-Bit High Speed Data Acquisition System |
| 中文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL/PARALLEL ACCESS, PQFP44 |
| 封裝： | PLASTIC, MO-112-AA-1, MQFP-44 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大?。?/td> | 173K |
| 代理商： | AD7891AS-2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD7891
–9–
REV. A
SERIAL INTERFACE MODE FUNCTIONS
When the part is configured for serial mode (MODE = 0), five of the 12 data input/output lines provide serial interface functions.
These functions are outlined below.
Mnemonic
Description
SCLK
Serial Clock Input. This is an externally applied serial clock which is used to load serial data to the control
register and to access data from the output register.
Transmit Frame Synchronization Pulse. Active low logic input with serial data expected after the falling
edge of this signal.
Receive Frame Synchronization Pulse. This is an active low logic input with
RFS
provided externally as a
strobe or framing pulse to access serial data from the output register. For applications that require that
data be transmitted and received at the same time,
RFS
and
TFS
should be connected together.
Serial Data Output. Sixteen bits of serial data are provided with the data FORMAT bit and the three
address bits of the control register preceding the 12 bits of conversion data. Serial data is valid on the
falling edge of SCLK for sixteen edges after
RFS
goes low. Output conversion data coding is twos comple-
ment when the FORMAT Bit of the control register is 1 and straight binary when the FORMAT Bit of the
control register is 0.
Serial Data Input. Serial data to be loaded to the control register is provided at this input. The first six bits
of serial data are loaded to the control register on the first six falling edges of SCLK after
TFS
goes low.
Serial data on subsequent SCLK edges is ignored while
TFS
remains low.
Test Pin. When the device is configured for serial mode of operation, two of the pins which had been data
inputs become test inputs. To ensure correct operation of the device, both TEST inputs should be tied to
a logic low potential.
TFS
RFS
DATA OUT
DATA IN
TEST
CONTROL REGISTER
The control register for the AD7891 contains 6 bits of information as described below. These 6 bits can be written to the control
register either in a parallel mode write operation or via a serial mode write operation. The default (power-on) condition of all bits in
the control register is 0. Six serial clock pulses must be provided to the part in order to write data to the control register. If
TFS
re-
turns high before six serial clock cycles then no data transfer takes place to the control register and the write cycle will have to be
restarted to write data to the control register. However, if the SWCONV bit of the register was previously set to a logic 1 and
TFS
is
brought high before six serial clock cycles, then another conversion will be initiated.
B
S
M
2
A
1
A
0
A
V
N
O
C
W
S
Y
B
T
S
W
S
T
A
M
R
O
F
A2
A1
A0
Address Input. This input is the most significant address input for multiplexer channel selection.
Address Input. This is the second most significant address input for multiplexer channel selection.
Address Input. Least significant address input for multiplexer channel selection. When the address is written to
the control register, an internal pulse is initiated to allow for the multiplexer settling time and track/hold acquisi-
tion time before the track/hold goes into hold and conversion is initiated. When the internal pulse times out, the
track/hold goes into hold and conversion is initiated. The selected channel is given by the formula:
A
2
×
4 +
A
1
×
2 +
A
0 + 1
Conversion Start. Writing a 1 to this bit initiates a conversion in a similar manner to the
CONVST
input. Con-
tinuous conversion starts do not take place when there is a 1 in this location. The internal pulse and the conver-
sion process are initiated when a 1 is written to this bit. With a 1 in this bit, the hardware conversion start, i.e.,
the
CONVST
input, is disabled. Writing a 0 to this bit enables the hardware
CONVST
input.
Standby Mode Input. Writing a 1 to this bit places the device in its standby or power-down mode. Writing a 0 to
this bit places the device in its normal operating mode.
Data Format. Writing a 0 to this bit sets the conversion data output format to straight (natural) binary. This
data format is generally be used for unipolar input ranges. Writing a 1 to this bit sets the conversion data output
format to twos complement. This output data format is generally used for bipolar input ranges.
SWCONV
SWSTBY
FORMAT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7892AR-2 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| AD7892SQ-1 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| AD7892 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| AD7892AR | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
| AD7892AR-3 | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7891ASZ-1 | 功能描述:IC DAS 12BIT 8CH HI-SPD 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AD7891ASZ-1 | 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7891ASZ-1REEL | 功能描述:IC DAS 12BIT 8CH 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD7891ASZ-2 | 功能描述:IC DAS 12BIT 8CH 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
| AD7891ASZ-2REEL | 功能描述:IC DAS 12BIT 8CH 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。