- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373929 > AD802-155KR (ANALOG DEVICES INC) Clock Recovery and Data Retiming Phase-Locked Loop PDF資料下載
參數(shù)資料
| 型號： | AD802-155KR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Clock Recovery and Data Retiming Phase-Locked Loop |
| 中文描述： | PHASE LOCKED LOOP, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 253K |
| 代理商： | AD802-155KR |
FUNCT IONAL BLOCK DIAGRAM
VCO
DATA
INPUT
AD800/AD802
C
D
RETIMED
DATA
OUTPUT
FRAC
OUTPUT
LOOP
FILTER
DET
f
DET
∑
COMPENSATING
ZERO
RECOVERED
CLOCK
OUTPUT
RETIMING
DEVICE
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Clock Recovery and Data Retimng
Phase-Locked Loop
AD800/AD802*
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
PRODUCT DE SCRIPT ION
T he AD800 and AD802 employ a second order phase-locked
loop architecture to perform clock recovery and data retiming
on Non-Return to Zero, NRZ, data. T his architecture is
capable of supporting data rates between 20 Mbps and 160
Mbps. T he products described here have been defined to work
with standard telecommunications bit rates. 45 Mbps DS-3 and
52 Mbps ST S-1 are supported by the AD800-45 and
AD800-52 respectively. 155 Mbps ST S-3 or ST M-1 are
supported by the AD802-155.
Unlike other PLL-based clock recovery circuits, these devices
do not require a preamble or an external VCX O to lock onto
input data. T he circuit acquires frequency and phase lock using
two control loops. T he frequency acquisition control loop
initially acquires the clock frequency of the input data. T he
phase-lock loop then acquires the phase of the input data, and
ensures that the phase of the output signals track changes in the
phase of the input data. T he loop damping of the circuit is
dependent on the value of a user selected capacitor; this defines
jitter peaking performance and impacts acquisition time. T he
devices exhibit 0.08 dB jitter peaking, and acquire lock on
random or scrambled data within 4
×
10
5
bit periods when
using a damping factor of 5.
FEATURES
Standard Products
44.736 Mbps—DS-3
51.84 Mbps—STS-1
155.52 Mbps—STS-3 or STM-1
Accepts NRZ Data, No Preamble Required
Recovered Clock and Retimed Data Outputs
Phase-Locked Loop Type Clock Recovery—No Crystal
Required
Random J itter: 20
8
Peak-to-Peak
Pattern J itter: Virtually Eliminated
10KH ECL Compatible
Single Supply Operation: –5.2 V or +5 V
Wide Operating Temperature Range: –40
8
C to +85
8
C
During the process of acquisition the frequency detector
provides a Frequency Acquisition (FRAC) signal which
indicates that the device has not yet locked onto the input data.
T his signal is a series of pulses which occur at the points of cycle
slip between the input data and the synthesized clock signal.
Once the circuit has acquired frequency lock no pulses occur at
the FRAC output.
T he inclusion of a precisely trimmed VCO in the device
eliminates the need for external components for setting center
frequency, and the need for trimming of those components. T he
VCO provides a clock output within
±
20% of the device center
frequency in the absence of input data.
T he AD800 and AD802 exhibit virtually no pattern jitter, due
to the performance of the patented phase detector. T otal loop
jitter is 20
°
peak-to-peak. Jitter bandwidth is dictated by mask
programmable fractional loop bandwidth. T he AD800, used for
data rates < 90 Mbps, has been designed with a nominal loop
bandwidth of 0.1% of the center frequency. T he AD802, used
for data rates in excess of 90 Mbps, has a loop bandwidth of
0.08% of center frequency.
All of the devices operate with a single +5 V or –5.2 V supply.
*
Protected by U.S. Patent No. 5,027,085.
相關PDF資料 |
PDF描述 |
|---|---|
| AD8021 | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR-REEL | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR-REEL7 | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021ARM | Low Noise, High Speed Amplifier for 16-Bit Systems |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD80215YCPZ-RL | 制造商:Analog Devices 功能描述: |
| AD80219ABSVZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Trays |
| AD8021AR | 功能描述:IC OPAMP VF LN LP LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:100 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:0.2 V/µs 增益帶寬積:- -3db帶寬:- 電流 - 輸入偏壓:100pA 電壓 - 輸入偏移:30µV 電流 - 電源:380µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):±2 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SO 包裝:管件 |
| AD8021AR-EBZ | 功能描述:BOARD EVALUATION FOR AD8021AR RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| AD8021ARM | 功能描述:IC OPAMP VF LN LP LDIST 8MSOP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:電流檢測 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA，CSPBGA 供應商設備封裝:4-UCSP（2x2） 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT |
發(fā)布緊急采購，3分鐘左右您將得到回復。