- 您現在的位置：買賣IC網 > PDF目錄373929 > AD802-155KR (ANALOG DEVICES INC) Clock Recovery and Data Retiming Phase-Locked Loop PDF資料下載
參數資料
| 型號： | AD802-155KR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Clock Recovery and Data Retiming Phase-Locked Loop |
| 中文描述： | PHASE LOCKED LOOP, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數： | 8/12頁 |
| 文件大?。?/td> | 253K |
| 代理商： | AD802-155KR |
AD800/AD802
REV. B
–8–
T HE ORY OF OPE RAT ION
T he AD800 and AD802 are phase-locked loop circuits for re-
covery of clock from NRZ data. T he architecture uses a fre-
quency detector to aid initial frequency acquisition, refer to
Figure 21 for a block diagram. Note the frequency detector is al-
ways in the circuit. When the PLL is locked, the frequency error
is zero and the frequency detector has no further effect. Since
the frequency detector is always in circuit, no control functions
are needed to initiate acquisition or change mode after acquisi-
tion. T he frequency detector also supplies a frequency acquisi-
tion (FRAC) output to indicate when the loop is acquiring lock.
During the frequency acquisition process the FRAC output is a
series of pulses of width equal to the period of the VCO. T hese
pulses occur on the cycle slips between the data frequency and
the VCO frequency. With a maximum density (1010 . . .) data
pattern, every cycle slip will produce a pulse at FRAC. How-
ever, with random data, not every cycle slip produces a pulse.
T he density of pulses at FRAC increases with the density of
data transitions. T he probability that a cycle slip will produce a
pulse increases as the frequency error approaches zero. After the
frequency error has been reduced to zero, the FRAC output will
have no further pulses. At this point the PLL begins the process
of phase acquisition, with a settling time of roughly 2000 bit pe-
riods. Valid retimed data can be guaranteed by waiting 2000 bit
periods after the last FRAC pulse has occurred.
Jitter caused by variations of density of data transitions (pattern
jitter) is virtually eliminated by use of a new phase detector
(patented). Briefly, the measurement of zero phase error does
not cause the VCO phase to increase to above the average run
rate set by the data frequency. T he jitter created by a 2
7
–1
pseudo-random code is 1/2 degree, and this is small compared
to random jitter.
T he jitter bandwidth for the AD802-155 is 0.08% of the center
frequency. T his figure is chosen so that sinusoidal input jitter at
130 kHz will be attenuated by 3 dB. T he jitter bandwidths of
the AD800-45 and AD800-52 are 0.1% of the respective center
frequencies. T he jitter bandwidth of the AD800 or the AD802 is
mask programmable from 0.01% to 1% of the center frequency.
A device with a very low loop bandwidth (0.01% of the center
frequency) could effectively filter (clean up) a jittery timing
reference. Consult the factory if your application requires a
special loop bandwidth.
T he damping ratio of the phase-locked loop is user program-
mable with a single external capacitor. At 155 MHz a damping
ratio of 10 is obtained with a 0.22
μ
F capacitor. More generally,
the damping ratio scales as
1.7
×
damping ratio of 1 is obtained with a 2.2 nF capacitor. A lower
damping ratio allows a faster frequency acquisition; generally
the acquisition time scales directly with the capacitor value.
However, at damping ratios approaching one, the acquisition
time no longer scales directly with the capacitor value. T he
acquisition time has two components: frequency acquisition and
phase acquisition. T he frequency acquisition always scales with
capacitance, but the phase acquisition is set by the loop
bandwidth of the PLL and is independent of the damping ratio.
T hus, the 0.08% fractional loop bandwidth sets a minimum
acquisition time of 15,000 bit periods. Note the acquisition time
for a damping factor of 1 is specified as 15,000 bit periods. T his
comprises 13,000 bit periods for frequency acquisition and
2,000 periods for phase acquisition. Compare this to the
400,000 bit periods acquisition time specified for a damping
ratio of 5; this consists entirely of frequency acquisition, and the
2,000 bit periods of phase acquisition is negligible.
While lower damping ratio affords faster acquisition, it also
allows more peaking in the jitter transfer response (jitter
peaking). For example, with a damping ratio of 10 the jitter
peaking is 0.02 dB, but with a damping factor of 1, the peaking
is 2 dB.
f
DATA
×
C
D
. At 155 MHz a
DET
TS + 1
RETIMING
DEVICE
VCO
∑
f
DET
DATA
INPUT
RECOVERED
CLOCK OUTPUT
RETIMED
DATA OUTPUT
FRAC OUTPUT
1
S
Figure 21. AD800 and AD802 Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD8021 | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR-REEL | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021AR-REEL7 | Low Noise, High Speed Amplifier for 16-Bit Systems |
| AD8021ARM | Low Noise, High Speed Amplifier for 16-Bit Systems |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD80215YCPZ-RL | 制造商:Analog Devices 功能描述: |
| AD80219ABSVZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Trays |
| AD8021AR | 功能描述:IC OPAMP VF LN LP LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:100 系列:- 放大器類型:通用 電路數:1 輸出類型:- 轉換速率:0.2 V/µs 增益帶寬積:- -3db帶寬:- 電流 - 輸入偏壓:100pA 電壓 - 輸入偏移:30µV 電流 - 電源:380µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):±2 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SO 包裝:管件 |
| AD8021AR-EBZ | 功能描述:BOARD EVALUATION FOR AD8021AR RoHS:是 類別:編程器，開發系統 >> 評估板 - 運算放大器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| AD8021ARM | 功能描述:IC OPAMP VF LN LP LDIST 8MSOP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:電流檢測 電路數:1 輸出類型:- 轉換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA，CSPBGA 供應商設備封裝:4-UCSP（2x2） 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT |
發布緊急采購，3分鐘左右您將得到回復。