- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373931 > AD8037-EB (Analog Devices, Inc.) MB 26C 26#20 PIN PLUG PDF資料下載
參數(shù)資料
| 型號： | AD8037-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | MB 26C 26#20 PIN PLUG |
| 中文描述： | 低失真，寬帶電壓反饋鉗放大器 |
| 文件頁數(shù)： | 16/23頁 |
| 文件大?。?/td> | 387K |
| 代理商： | AD8037-EB |
REV. A
–16–
AD8036/AD8037
Operation of the AD8036 for negative input voltages and nega-
tive clamp levels on V
L
is similar, with comparator C
L
control-
ling S1. Since the comparators see the voltage on the +V
IN
pin
as their common reference level, then the voltage V
H
and V
L
are
defined as “High” or “Low” with respect to +V
IN
. For example,
if V
IN
is set to zero volts, V
H
is open, and V
L
is +1 V, compara-
tor C
L
will switch S1 to “C,” so the AD8036 will buffer the
voltage on V
L
and ignore +V
IN
.
The performance of the AD8036 and AD8037 closely matches
the ideal just described. The comparator’s threshold extends
from 60 mV inside the clamp window defined by the voltages on
V
L
and V
H
to 60 mV beyond the window’s edge. Switch S1 is
implemented with current steering, so that A1’s +input makes a
continuous transition from say, V
IN
to V
H
as the input voltage
traverses the comparator’s input threshold from 0.9 V to 1.0 V
for V
H
= 1.0 V.
The practical effect of these nonidealities is to soften the
transition from amplification to clamping modes, without com-
promising the absolute clamp limit set by the CLAMPIN cir-
cuit. Figure 73 is a graph of V
OUT
vs. V
IN
for the AD8036 and a
typical output clamp amplifier. Both amplifiers are set for G =
+1 and V
H
= +1 V.
The worst case error between V
OUT
(ideally clamped) and V
OUT
(actual) is typically 18 mV times the amplifier closed-loop gain.
This occurs when V
IN
equals V
H
(or V
L
). As V
IN
goes above
and/or below this limit, V
OUT
will settle to within 5 mV of the
ideal value.
In contrast, the output clamp amplifier’s transfer curve typically
will show some compression starting at an input of 0.8 V, and
can have an output voltage as far as 200 mV over the clamp
limit. In addition, since the output clamp in effect causes the
amplifier to operate open loop in clamp mode, the amplifier’s
output impedance will increase, potentially causing additional
errors.
The AD8036’s and AD8037’s CLAMPIN input clamp architec-
ture works only for noninverting or follower applications and,
since it operates on the input, the clamp voltage levels V
H
and
V
L
, and input error limits will be multiplied by the amplifier’s
A
B
C
S1
R
F
140
V
A B C
0 1 0
1 0 0
0 0 1
S1
V
IN
> V
H
V
L
≤
V
IN
≤
V
H
V
IN
< V
L
–V
IN
+V
IN
V
H
V
L
V
OUT
+1
+1
+1
C
H
C
L
A1
A2
+1
Figure 72. AD8036/AD8037 Clamp Amp System
0 5 10 15 20 25
C
L
– pF
R
S
V
40
30
20
10
Figure 71. Recommended R
SERIES
vs. Capacitive Load
INPUT CLAMPING AMPLIFIER OPERATION
The key to the AD8036 and AD8037’s fast, accurate clamp and
amplifier performance is their unique patent pending CLAMPIN
input clamp architecture. This new design reduces clamp errors
by more than 10
×
over previous output clamp based circuits, as
well as substantially increasing the bandwidth, precision and
versatility of the clamp inputs.
Figure 72 is an idealized block diagram of the AD8036 con-
nected as a unity gain voltage follower. The primary signal path
comprises A1 (a 1200 V/
μ
s, 240 MHz high voltage gain, differ-
ential to single-ended amplifier) and A2 (a G = +1 high current
gain output buffer). The AD8037 differs from the AD8036 only
in that A1 is optimized for closed-loop gains of two or greater.
The CLAMPIN section is comprised of comparators C
H
and
C
L
, which drive switch S1 through a decoder. The unity-gain
buffers in series with +V
IN
, V
H
, and V
L
inputs isolate the input
pins from the comparators and S1 without reducing bandwidth
or precision.
The two comparators have about the same bandwidth as A1
(240 MHz), so they can keep up with signals within the useful
bandwidth of the AD8036. To illustrate the operation of the
CLAMPIN circuit, consider the case where V
H
is referenced to
+1 V, V
L
is open, and the AD8036 is set for a gain of +1, by
connecting its output back to its inverting input through the rec-
ommended 140
feedback resistor. Note that the main signal
path always operates closed loop, since the CLAMPIN circuit
only affects A1’s noninverting input.
If a 0 V to +2 V voltage ramp is applied to the AD8036’s +V
IN
for the connection just described, V
OUT
should track +V
IN
per-
fectly up to +1 V, then should limit at exactly +1 V as +V
IN
con-
tinues to +2 V.
In practice, the AD8036 comes close to this ideal behavior. As
the +V
IN
input voltage ramps from zero to 1 V, the output of the
high limit comparator C
H
starts in the off state, as does the out-
put of C
L
. When +V
IN
just exceeds V
IN
(ideally, by say 1
μ
V,
practically by about 18 mV), C
H
changes state, switching S1
from “A” to “B” reference level. Since the + input of A1 is now
connected to V
H
, further increases in +V
IN
have no effect on the
AD8036’s output voltage. In short, the AD8036 is now operat-
ing as a unity-gain buffer for the V
H
input, as any variation in
V
H
, for V
H
> 1 V, will be faithfully reproduced at V
OUT
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8036AR-REEL | Low Distortion, Wide Bandwidth Voltage Feedback Clamp Amps |
| AD8036AR-REEL7 | Low Distortion, Wide Bandwidth Voltage Feedback Clamp Amps |
| AD8037AR-REEL | Low Distortion, Wide Bandwidth Voltage Feedback Clamp Amps |
| AD803 | Clock Recovery and Data Retiming Phase-Locked Loop(時鐘恢復(fù)和重定時PLL) |
| AD8041AR-REEL | 160 MHz Rail-to-Rail Amplifier with Disable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8037SRZ-EP | 功能描述:IC OPAMP VF LP LN LDIST 8SOIC 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):在售 放大器類型:電壓反饋 電路數(shù):1 輸出類型:- 壓擺率:1500 V/μs -3db 帶寬:270MHz 電流 - 輸入偏置:3μA 電壓 - 輸入失調(diào):2mV 電流 - 電源:18.5mA 電流 - 輸出/通道:70mA 電壓 - 電源，單/雙（±）:±3 V ~ 6 V 工作溫度:-55°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1 |
| AD8037SRZ-EP-R7 | 功能描述:Voltage Feedback Amplifier 1 Circuit 8-SOIC 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 放大器類型:電壓反饋 電路數(shù):1 輸出類型:- 壓擺率:1500 V/μs 增益帶寬積:- -3db 帶寬:270MHz 電流 - 輸入偏置:3μA 電壓 - 輸入失調(diào):2mV 電流 - 電源:18.5mA 電流 - 輸出/通道:70mA 電壓 - 電源，單/雙（±）:±3 V ~ 6 V 工作溫度:-55°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000 |
| AD8038 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD8038_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 350 MHz Voltage Feedback Amplifiers |
| AD8038AKS-EBZ | 功能描述:BOARD EVAL FOR AD8038AKS RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。