- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373937 > AD8123ACPZ-R7 (ANALOG DEVICES INC) Triple Differential Receiver with Adjustable Line Equalization PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8123ACPZ-R7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | Triple Differential Receiver with Adjustable Line Equalization |
| 中文描述： | LINE RECEIVER, QCC40 |
| 封裝： | 6 X 6MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40 |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大小： | 618K |
| 代理商： | AD8123ACPZ-R7 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD8123
SPECIFICATIONS
T
A
= 25°C, V
S
= ±5 V, R
L
= 150 Ω, Belden Cable (BL-7987R), V
OFFSET
= 0 V, V
PEAK
, V
GAIN
, and V
POLE
are set to recommended settings shown in
Figure 17, unless otherwise noted.
Rev. 0 | Page 3 of 16
Table 1.
Parameter
PEAKING PERFORMANCE (NO CABLE)
Peak Frequency
Peak Gain
DYNAMIC PERFORMANCE
10% to 90% Rise/Fall Time
Settling Time to 2%
–3 dB Large Signal Bandwidth
Integrated Output Voltage Noise
INPUT DC PERFORMANCE
Input Voltage Range
Maximum Differential Voltage Swing
Voltage Gain
Common-Mode Rejection Ratio (CMRR)
Input Resistance
Input Capacitance
Input Bias Current
V
OFFSET
Pin Current
V
GAIN
Pin Current
V
PEAK
Pin Current
V
POLE
Pin Current
ADJUSTMENT PINS
V
PEAK
Input Voltage Range
V
POLE
Input Voltage Range
V
GAIN
Input Voltage Range
V
OFFSET
to OUT Gain
Maximum Flat Gain
OUTPUT CHARACTERISTICS
Output Voltage Swing
Output Offset Voltage
Output Offset Voltage Drift
Conditions
V
PEAK
= 2 V, V
GAIN
= 0.6 V, V
POLE
= 1 V
V
PEAK
= 2 V, V
GAIN
= 0.6 V, V
POLE
= 2 V
V
PEAK
= 2 V, V
GAIN
= 0.6 V, V
POLE
= 1 V
V
PEAK
= 2 V, V
GAIN
= 0.6 V, V
POLE
= 2 V
V
OUT
= 2 V step, 150 meters Cat-5
V
OUT
= 2 V step, 300 meters Cat-5
V
OUT
= 2 V step, 150 meters Cat-5
V
OUT
= 2 V step, 300 meters Cat-5
V
OUT
= 1 V p-p, <10 meters Cat-5
V
OUT
= 2 V p-p, <10 meters Cat-5
V
OUT
= 2 V p-p, 150 meters Cat-5
V
OUT
= 2 V p-p, 300 meters Cat-5
150 meter setting, integrated to 160 MHz
300 meter setting, integrated to 160 MHz
IN and +IN
ΔV
O
/ΔV
I
, V
GAIN
set for 0 meters of cable
At dc, V
PEAK
= V
GAIN
= V
POLE
= 0 V
At dc, V
PEAK
= V
GAIN
= V
POLE
= 2 V
At 1 MHz, V
PEAK
= V
GAIN
= V
POLE
= 2 V
Common mode
Differential
Common mode
Differential
Relative to GND
Relative to GND
Relative to GND
OUT/V
OFFSET
, range limited by output swing
V
GAIN
= 2 V
150 Ω load
1 kΩ load
Referred to output, V
PEAK
= V
GAIN
= V
POLE
= 0 V
Referred to output, V
PEAK
= V
GAIN
= V
POLE
= 2 V
Referred to output
Min
Typ
100
105
45
55
4.9
8.0
36
106
120
110
78
43
2.5
24
±3.0
4
1
86
67
52
4.4
3.7
1.0
0.5
2.4
28.9
0.5
0.4
0.4
0 to 2
0 to 2
0 to 2
1
2
3.75 to +3.69
3.66 to +3.69
24
32
33
Max
Unit
MHz
MHz
dB
dB
ns
ns
ns
ns
MHz
MHz
MHz
MHz
mV rms
mV rms
V
V p-p
V/V
dB
dB
dB
MΩ
MΩ
pF
pF
μA
μA
μA
μA
μA
V
V
V
V/V
dB
V
V
mV
mV
μV/°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8123ACPZ-RL | Triple Differential Receiver with Adjustable Line Equalization |
| AD8129AR | Low-Cost 270 MHz Differential Receiver Amplifiers |
| AD8129ARM | Low-Cost 270 MHz Differential Receiver Amplifiers |
| AD8129ARM-REEL3 | Low-Cost 270 MHz Differential Receiver Amplifiers |
| AD8129ARM-REEL72 | Low-Cost 270 MHz Differential Receiver Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8123ACPZ-R71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple Differential Receiver with Adjustable Line Equalization |
| AD8123ACPZ-RL | 功能描述:IC RCVR TRPL DIFF EQUAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD8123ACPZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple Differential Receiver with Adjustable Line Equalization |
| AD8123ACPZ-TR | 制造商:Analog Devices 功能描述:TRIPLE EQUALIZER - Tape and Reel |
| AD8124 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple Differential Receiver with 200 Meter Adjustable Cable Equalization |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。