- 您現在的位置：買賣IC網 > PDF目錄373939 > AD8178-EVALZ1 (Analog Devices, Inc.) 450 MHz, Triple 16 】 5 Video Crosspoint Switch PDF資料下載
參數資料
| 型號： | AD8178-EVALZ1 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 450 MHz, Triple 16 】 5 Video Crosspoint Switch |
| 中文描述： | 450兆赫，三16】5視頻交叉點開關 |
| 文件頁數： | 29/40頁 |
| 文件大小： | 545K |
| 代理商： | AD8178-EVALZ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD8178
In similar fashion, if UPDATE is taken low after initial power-up,
the random power-up data in the shift register is programmed into
the matrix. Therefore, to prevent the crosspoint from being
programmed into an unknown state, do not apply a logic level
to UPDATE after power is initially applied. Programming the
device into a known state after reset or power-up is a one-time
event that is accomplished by the following two steps:
1.
Output 4 to Output 0 are programmed to the off state
while holding the CLR input at a logic high.
2.
Each output (Output 4 to Output 0) is programmed to its
desired state while holding the CLR input at a logic low.
Rev. 0 | Page 29 of 40
CLR is held at logic low thereafter.
To change the programming of an output via parallel program-
ming, CS should be taken low, and SER/PAR and UPDATE
should be taken high. The serial programming clock, CLK,
should be left high during parallel programming. The parallel
clock, WE, should start in the high state. The 3-bit address of
the output to be programmed should be put on A2 to A0. Data
Bit D3 to Data Bit D0 should contain the information that identifies
the input that gets programmed to the output that is addressed.
Data Bit D4 determines the enabled state of the output. If D4 is low
(output disabled), the data on D3 to D0 does not matter.
After the desired address and data signals have been established,
they can be latched into the shift register by a high-to-low transi-
tion of the WE signal. The matrix is not programmed, however,
until the UPDATE signal is taken low. It is thus possible to latch
in new data for several or all of the outputs first via successive
negative transitions of WE while UPDATE is held high, and then
have all the new data take effect when UPDATE goes low. This
is the technique that should be used to program the device for the
first time after power-up when using parallel programming.
Programming the device to a known state can be accomplished
in serial programming mode by clocking in the entire 45-bit
sequence immediately after reset or power-up.
Reset
When powering up the AD8178, it is usually desirable to have
the outputs come up in the disabled state. The RST pin, when
taken low, causes all outputs to be in the disabled state. However,
the RST signal does not reset all registers in the AD8178. This is
important when operating in the parallel programming mode.
See the Parallel Programming Description section for
information about programming internal registers after power-
up. Serial programming programs the entire matrix each time,
so no special considerations apply.
Because the data in the shift register is random after power-up,
it should not be used to program the matrix, or the matrix can
enter unknown states. To prevent this, do not apply a logic low
signal to UPDATE initially after power-up. The shift register
should first be loaded with the desired data, and only then can
the UPDATE be taken low to program the device.
The RST pin has a 20 kΩ pull-up resistor to VDD that can be
used to create a simple power-up reset circuit. A capacitor from
RST to ground holds RST low for some time, while the rest of the
device stabilizes. The low condition causes all the outputs to be
disabled. The capacitor then charges through the pull-up resistor
to the high state, thus allowing full programming capability of
the device.
DIFFERENTIAL AND SINGLE-ENDED OPERATION
Although the AD8178 has fully differential inputs and outputs,
it can also be operated in single-ended fashion. Single-ended
and differential configurations are discussed in the following
sections, along with implications on gain, impedances, and
terminations.
Differential Input
Each differential input to the AD8178 is applied to a differential
receiver. These receivers allow the user to drive the inputs with
an uncertain common-mode voltage, such as from a remote source
over twisted pair. The receivers respond only to the differences
in input voltages and restore an internal common mode suitable
for the internal signal path. Noise or crosstalk, which affect each
the inputs of each receiver equally, are rejected by the input stage,
as specified by its common-mode rejection ratio (CMRR).
Furthermore, the overall common-mode voltage of all three
differential pairs comprising an RGB channel is processed and
rejected by a separate circuit block. For example, a static discharge
or a resistive voltage drop in a middle-of-Cat-5-run application
with sync-on CM signaling coupling into all three pairs in an RGB
channel are rejected at the output of the AD8178, while the
sync-on CM signals are allowed through the switch.
The circuit configuration used by the differential input receivers
is similar to that of several Analog Devices, Inc. general-purpose
differential amplifiers, such as the AD8131. The topology is that
of a voltage-feedback amplifier with internal gain resistors. The
input differential impedance for each receiver is 5 kΩ in parallel
with 10 kΩ or 3.33 kΩ, as shown in Figure 49.
IN+
IN–
R
G
R
G
R
CM
R
F
R
F
OUT–
OUT+
TO SWITCH MATRIX
0
RCVR
Figure 49. Input Receiver Equivalent Circuit
This impedance creates a small differential termination error
if the user does not account for the 3.33 kΩ parallel element.
However, this error is less than 1% in most cases. Additionally,
the source impedance driving the AD8178 appears in parallel
with the internal gain-setting resistors, such that there may be
a gain error for some values of source resistance.
相關PDF資料 |
PDF描述 |
|---|---|
| AD817 | High Speed, Low Power Wide Supply Range Amplifier(高速,低功耗,寬電源范圍放大器) |
| AD8180-EB | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
| AD8180AN | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
| AD8180AR | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
| AD8180AR-REEL | 750 MHz, 3.8 mA 10 ns Switching Multiplexers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD817AN | 功能描述:IC OPAMP HS LP 8-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 應用:TFT-LCD 面板：VCOM 驅動器 輸出類型:滿擺幅 電路數:1 -3db帶寬:35MHz 轉換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源，單路/雙路(±):9 V ~ 20 V，±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬）裸露焊盤 供應商設備封裝:8-uMax-EP 包裝:管件 |
| AD817AN | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
| AD817ANZ | 功能描述:IC OPAMP HS LP 8-DIP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 應用:TFT-LCD 面板：VCOM 驅動器 輸出類型:滿擺幅 電路數:1 -3db帶寬:35MHz 轉換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源，單路/雙路(±):9 V ~ 20 V，±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬）裸露焊盤 供應商設備封裝:8-uMax-EP 包裝:管件 |
| AD817AR | 功能描述:IC OPAMP HS LP 8-SOIC RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 標準包裝:1,000 系列:- 應用:驅動器 輸出類型:差分 電路數:3 -3db帶寬:350MHz 轉換速率:1000 V/µs 電流 - 電源:14.5mA 電流 - 輸出 / 通道:60mA 電壓 - 電源，單路/雙路(±):5 V ~ 12 V，±2.5 V ~ 6 V 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 供應商設備封裝:20-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) |
| AD817AR-EBZ | 功能描述:BOARD EVAL FOR AD817AR RoHS:是 類別:編程器，開發系統 >> 評估演示板和套件 系列:* 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發布緊急采購，3分鐘左右您將得到回復。