- 您現在的位置：買賣IC網 > PDF目錄373944 > AD8332-EVAL (Analog Devices, Inc.) Ultralow Noise VGAs with Preamplifier and Programmable RIN PDF資料下載
參數資料
| 型號： | AD8332-EVAL |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| 中文描述： | 超低噪聲的VGA前置放大器和可編程與房地產經紀人 |
| 文件頁數： | 17/32頁 |
| 文件大小： | 482K |
| 代理商： | AD8332-EVAL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD8331/AD8332
THEORY OF OPERATION
OVERVIEW
The following discussion applies to all part numbers. Figure 56
and Figure 1 are functional block diagrams of the AD8331 and
AD8332, respectively.
Rev. C | Page 17 of 32
LNA
2
1
6
3
LMD
INH
COML
VPSL
10
GAIN
COMM
LNA
BIAS
(V
MID
)
VGA
G = –48dB to 0dB
+21dB
BIAS AND
INTERPOLATOR
20
4
5
7
8
17
19
18
V
MID
POST
12
CLAMP
INT
11
19
15
16
9
3.5dB/
15.5dB
ENBL
ENBV
RCLMP
VOH
VOL
MODE
LON LOP VIP VIN
VPOS
VCM
14
HILO
COMM
AD8331
0
Figure 56. Functional Block Diagram — AD8331
Each channel contains an LNA that provides user-adjustable
input impedance termination, a differential X-AMP VGA, and a
programmable gain postamplifier with adjustable output
voltage limiting. Figure 57 shows a simplified block diagram.
VOL
VOH
LNA
CLAMP*
–
+
INH
LMD
LOP
LON
HILO
VCM
PREAMPLIFIER
19dB
X-AMP VGA
POSTAMP
[(–48 to 0) + 21] dB
3.5dB/15.5dB
INTGAIN
GAIN
BIAS AND
INTERPOLATOR*
VIN
VIP
*SHARED BETWEEN CHANNELS
RCLMP
BIAS
(V
MID
)
V
MID
0
Figure 57. Simplified Block Diagram
The linear-in-dB gain control interface is trimmed for slope and
absolute accuracy. The overall gain range is 48 dB, extending
from –4.5 dB to +43.5 dB or from +7.5 dB to +55.5 dB,
depending on the setting of the HILO pin. The slope of the gain
control interface is 50 dB/V, and the gain control range is 40 mV
to 1 V, leading to the following expressions for gain:
(
50
)
(
V
V
dB
dB
GAIN
GAIN
or
(
50
)
(
V
V
dB
dB
GAIN
GAIN
)
(
)
( )
1
,
5
.
6
LO
HILO
dB
–
=
×
=
)
(
)
( )
2
,
5
.
5
HI
HILO
dB
=
+
×
=
The gain characteristics are shown in Figure 58.
G
40
50
0
0.2
V
GAIN
(V)
0.6
0.4
30
10
0
20
–10
1.0
0.8
1.1
60
HILO = HI
HILO = LO
MODE = LO
MODE = HI
(WHERE AVAILABLE)
0
Figure 58. Gain Control Characteristics
When MODE is set high, (where available):
(
)
(
)
( )
3
=
,
5
.
45
+
×
50
–
=
)
(
LO
HILO
dB
V
V
dB
dB
GAIN
GAIN
or
V
GAIN
(
)
(
)
( )
4
=
,
5
.
57
+
×
50
–
=
)
(
HI
HILO
dB
V
dB
dB
GAIN
The LNA converts a single-ended input to a differential output
with a voltage gain of 19 dB. When only one output is used, the
gain is 13 dB. The inverting output is used for active input
impedance termination. Each of the LNA outputs is capacitively
coupled to a VGA input. The VGA consists of an attenuator
with a range of 48 dB followed by an amplifier with 21 dB of
gain, for a net gain range of –27 dB to +21 dB. The X-AMP
gain-interpolation technique results in low gain error and
uniform bandwidth, and differential signal paths minimize
distortion.
The final stage is a logic programmable amplifier with gains of
3.5 dB or 15.5 dB. The LO and HI gain modes are optimized
for 12-bit and 10-bit A/D converter applications, in terms of
output-referred noise and absolute gain range. Output voltage
limiting may be programmed by the user.
LOW NOISE AMPLIFIER (LNA)
Good noise performance relies on a proprietary ultralow noise
preamplifier at the beginning of the signal chain, which
minimizes the noise contribution in the following VGA. Active
impedance control optimizes noise performance for
applications that benefit from input matching.
相關PDF資料 |
PDF描述 |
|---|---|
| AD8332ACP-REEL | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8332ACP-REEL7 | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8332ARU | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8331ARQ-REEL | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8331ARQ-REEL7 | Ultralow Noise VGAs with Preamplifier and Programmable RIN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD8332-EVALZ | 功能描述:BOARD EVAL FOR AD8332 RoHS:是 類別:編程器，開發系統 >> 評估板 - 運算放大器 系列:X-AMP® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| AD8333 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DC to 50 MHz, Dual I/Q Demodulator and Phase Shifter |
| AD8333ACPZ | 制造商:Analog Devices 功能描述:I/Q DEMODULATOR DUAL LFCSP-32 制造商:Analog Devices 功能描述:I/Q, DEMODULATOR, DUAL, LFCSP-32 |
| AD8333ACPZ-REEL | 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:解調器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數據:6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| AD8333ACPZ-REEL7 | 功能描述:IC DEMODULATOR DUAL I/Q 32LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 解調器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:解調器 LO 頻率:- RF 頻率:70MHz ~ 300MHz P1dB:-9dBm 增益:- 噪音數據:6.36dB 電流 - 電源:41.5mA 電源電壓:2.7 V 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-TQFN-EP（5x5） 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。