欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD9445BSVZ-125
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 14-Bit, 105/125 MSPS, IF Sampling ADC
中文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100
封裝: LEAD FREE, PLASTIC, MS-026-AED, TQFP-100
文件頁數(shù): 11/40頁
文件大小: 965K
代理商: AD9445BSVZ-125
AD9445
Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode
Pin No.
Mnemonic
1
DCS MODE
Rev. 0 | Page 11 of 40
Description
Clock Duty Cycle Stabilizer (DCS) Control Pin. CMOS compatible. DCS = low (AGND) to
enable DCS (recommended); DCS = high (AVDD1) to disable DCS.
Do Not Connect. These pins should float.
CMOS-Compatible Output Logic Mode Control Pin. OUTPUT MODE = 0 for CMOS mode;
OUTPUT MODE = 1 (AVDD1) for LVDS outputs.
Data Format Select Pin. CMOS control pin that determines the format of the output data.
DFS = high (AVDD1) for twos complement; DFS = low (ground) for offset binary format.
Set Pin for LVDS Output Current. Place 3.7 kΩ resistor terminated to DRGND.
3.3 V (±5%) Analog Supply.
2, 49 to 52
3
DNC
OUTPUT MODE
4
DFS
5
6, 18 to 20, 32 to 34, 36, 38,
43 to 45, 92 to 97
7
LVDS_BIAS
AVDD1
SENSE
Reference Mode Selection. Connect to AGND for internal 1 V reference; connect to
AVDD1 for external reference.
1.0 V Reference I/O. Function dependent on SENSE and external programming resistors.
Decouple to ground with 0.1 μF and 10 μF capacitors.
Analog Ground. The exposed heat sink on the bottom of the package must be
connected to AGND.
Differential Reference Output. Decoupled to ground with 0.1 μF capacitor and to REFB
(Pin 14) with 0.1 μF and 10 μF capacitors.
Differential Reference Output. Decoupled to ground with a 0.1 μF capacitor and to REFT
(Pin 13) with 0.1 μF and 10 μF capacitors.
5.0 V Analog Supply (±5%).
Analog Input—True.
Analog Input—Complement.
Clock Input—True.
Clock Input—Complement.
Digital Output Ground.
3.3 V Digital Output Supply (3.0 V to 3.6 V).
D0 Complement Output Bit (LVDS Levels).
D0 True Output Bit.
D1 Complement Output Bit.
D1 True Output Bit.
D2 Complement Output Bit.
D2 True Output Bit.
D3 Complement Output Bit.
D3 True Output Bit.
D4 Complement Output Bit.
D4 True Output Bit.
D5 Complement Output Bit.
D5 True Output Bit.
Data Clock Output—Complement.
Data Clock Output—True.
D6 Complement Output Bit.
D6 True Output Bit.
D7 Complement Output Bit.
D7 True Output Bit.
D8 Complement Output Bit.
D8 True Output Bit.
D9 Complement Output Bit.
D9 True Output Bit.
D10 Complement Output Bit.
D10 True Output Bit.
D11 Complement Output Bit.
D11 True Output Bit.
8
VREF
9, 21, 24, 39, 42, 46, 91, 98, 99,
Exposed Heat Sink
10
AGND
REFT
11
REFB
12 to 17, 25 to 31, 35, 37
22
23
40
41
47, 63, 75, 87
48, 64, 76, 88
53
54
55
56
57
58
59
60
61
62
65
66
67
68
69
70
71
72
73
74
77
78
79
80
81
82
AVDD2
VIN+
VIN
CLK+
CLK
DRGND
DRVDD
D0 (LSB)
D0+
D1
D1+
D2
D2+
D3
D3+
D4
D4+
D5
D5+
DCO
DCO+
D6
D6+
D7
D7+
D8
D8+
D9
D9+
D10
D10+
D11
D11+
相關(guān)PDF資料
PDF描述
AD9445 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-BB-LVDS 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-BB-PCB 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-IF-LVDS 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9446BSVZ-100 16-Bit, 80/100 MSPS ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9445-IF-LVDS 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-IF-LVDS/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 105/125 MAPA, IF Sampling ADC 制造商:Analog Devices 功能描述:EVAL KIT FOR 14BIT, 105/125 MSPS, IF SAMPLING ADC - Bulk
AD9445IF-LVDS/PCBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9445IF 制造商:Analog Devices 功能描述:14-BIT 125 MSPS ADC IF EVAL BD - Bulk
AD9445-IF-LVDSPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit
AD9445-IF-PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 105/125 MSPS, IF Sampling ADC
主站蜘蛛池模板: 宝应县| 横山县| 奇台县| 河间市| 三河市| 鹤山市| 红安县| 临安市| 桑日县| 那曲县| 莎车县| 芷江| 巴马| 旌德县| 中超| 富顺县| 绥棱县| 兴安县| 同仁县| 瑞安市| 上虞市| 宿州市| 温宿县| 遂平县| 通辽市| 张家口市| 四川省| 乐亭县| 灌阳县| 天等县| 桂东县| 金阳县| 高阳县| 红安县| 平南县| 高要市| 桦川县| 黄浦区| 清苑县| 铁力市| 朔州市|