- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373968 > AD9826 (Analog Devices, Inc.) Complete 16-Bit Imaging Signal Processor PDF資料下載
參數(shù)資料
| 型號： | AD9826 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 16-Bit Imaging Signal Processor |
| 中文描述： | 完整的16位影像信號處理器 |
| 文件頁數(shù)： | 13/20頁 |
| 文件大小： | 159K |
| 代理商： | AD9826 |
AD9826
–13–
REV. A
FUNCT IONAL DE SCRIPT ION
T he AD9826 can be operated in six different modes: 3-Channel
CDS Mode, 3-Channel SHA Mode, 2-Channel CDS Mode,
2-Channel SHA Mode, 1-Channel CDS Mode, and 1-Channel
SHA Mode. Each mode is selected by programming the Configura-
tion Registers through the serial interface. For more detail on
C DS or SHA mode operation, see the Circuit Operation section.
3-Channel CDS Mode
In 3-Channel CDS Mode, the AD9826 simultaneously samples
the Red, Green, and Blue input voltages from the CCD outputs.
T he sampling points for each Correlated Double Sampler (CDS)
are controlled by CDSCLK 1 and CDSCLK 2 (see Figures 11
and 13). CDSCLK 1’s falling edge samples the reference level of
the CCD waveform. CDSCLK 2’s falling edge samples the data
level of the CCD waveform. Each CDS amplifier outputs the
difference between the CCD’s reference and data levels. Next,
the output voltage of each CDS amplifier is level-shifted by an
Offset DAC. T he voltages are then scaled by the three Program-
mable Gain Amplifiers before being multiplexed through the
16-Bit ADC. T he ADC sequentially samples the PGA outputs
on the falling edges of ADCCLK .
T he offset and gain values for the Red, Green, and Blue chan-
nels are programmed using the serial interface. T he order in
which the channels are switched through the multiplexer is
selected by programming the MUX Configuration register.
T iming for this mode is shown in Figure 1. It is recommended
that the falling edge of CDSCLK 2 occur before the rising edge
of ADCCLK , although this is not required to satisfy the mini-
mum timing constraints. T he rising edge of CDSCLK 2 should
not occur before the previous falling edge of ADCCL K , as
shown by t
ADC2
. T he output data latency is three clock cycles.
3-Channel SHA Mode
In 3-Channel SHA Mode, the AD9826 simultaneously samples
the Red, Green, and Blue input voltages. T he sampling point is
controlled by CDSCLK 2. CDSCLK 2’s falling edge samples the
input waveforms on each channel. T he output voltages from the
three SHAs are modified by the offset DACs and then scaled by
the three PGAs. T he outputs of the PGAs are then multiplexed
through the 16-bit ADC. T he ADC sequentially samples the
PGA outputs on the falling edges of ADCCLK .
T he input signal is sampled with respect to the voltage applied
to the OFFSET pin (see Figure 14). With the OFFSET pin
grounded, a zero volt input corresponds to the ADC’s zero scale
output. T he OFFSET pin may also be used as a coarse offset
adjust pin. A voltage applied to this pin will be subtracted from
the voltages applied to the Red, Green, and Blue inputs in the first
amplifier stage of the AD9826. T he input clamp is disabled in this
mode. For more information, see the Circuit Operation section.
T iming for this mode is shown in Figure 5. CDSCLK 1 should
be grounded in this mode. Although it is not required, it is recom-
mended that the falling edge of CDSCLK 2 occur before the
rising edge of ADCCLK . T he rising edge of CDSCLK 2 should
not occur before the previous falling edge of ADCCLK , as shown
by t
ADC2
. T he output data latency is three ADCCLK cycles.
T he offset and gain values for the Red, Green, and Blue chan-
nels are programmed using the serial interface. T he order in
which the channels are switched through the multiplexer is
selected by programming the MUX Configuration register.
2-Channel CDS Mode
T he 2-Channel Mode is selected by writing a “1” into two of the
channel select bits of the MUX register (D4–D6). Bit D5 of the
configuration register also needs to be set low to take the part out
of 3-Channel Mode. T he channels that will be used is determined
by the contents of Bits D4–D6 of the MUX Configuration Reg-
ister (see T able III). T he combination of inputs that can be
selected are; RG, RB, or GB by writing a “1” into the appropri-
ate bit. T he sample order is selected by Bit D7. If D7 is high,
the MUX will sample in the following order: RG or RB or GB
depending on which channels are turned on. If Bit D7 is set low
the mux will sample in the following order: GR or BR or BG
depending on which channels are turned on.
T he AD9826 simultaneously samples the selected channels’
input voltages from the CCD outputs. T he sampling points
for each Correlated Double Sampler (CDS) are controlled by
CDSCLK 1 and CDSCLK 2 (see Figure 11). CDSCLK 1’s fall-
ing edge samples the reference level of the CCD waveform.
CDSCL K 2’s falling edge samples the data level of the CCD
waveform. Each CDS amplifier outputs the difference between
the CCD’s reference and data levels. Next, the output voltage of
each CDS amplifier is level-shifted by an Offset DAC. T he volt-
ages are then scaled by the two Programmable Gain Amplifiers
before being multiplexed through the 16-bit ADC. T he ADC
sequentially samples the PGA outputs on the falling edges of
ADCCLK .
T he offset and gain values for the Red, Green, and Blue chan-
nels are programmed using the serial interface. T he order in
which the channels are switched through the multiplexer is
selected by programming the MUX Configuration Register.
T iming for this mode is shown in Figure 3. T he rising edge of
CDSCLK 2 should not occur before the previous falling edge of
ADCCLK , as shown by t
ADC2
. T he output data latency is three
clock cycles.
2-Channel SHA Mode
T he 2-Channel Mode is selected by writing a “1” into two of the
channel select bits of the MUX Register (D4–D6). Bit D5 of the
configuration register also needs to be set low to take the part
out of 3-Channel Mode. T he channels that will be used is deter-
mined by the contents of Bits D4–D6 of the MUX Configuration
Register (see T able III ). T he combination of inputs that can be
selected are; RG, RB, or GB by writing a “1” into the appropri-
ate bit. T he sample order is selected by Bit D7. If D7 is high,
the mux will sample in the following order: RG or RB or GB,
depending on which channels are turned on. If Bit D7 is set low,
the mux will sample in the following order: GR or BR or BG,
depending on which channels are turned on.
In 2-Channel SHA Mode, the AD9826 simultaneously samples
the selected channels’ input voltages. T he sampling point is
controlled by CDSCLK 2. CDSCLK 2’s falling edge samples the
input waveforms on each channel. T he output voltages from the
two SHAs are modified by the offset DACs and then scaled by
the two PGAs. T he outputs of the PGAs are then multiplexed
through the 16-bit ADC. T he ADC sequentially samples the PGA
outputs on the falling edges of ADCCLK .
T he input signal is sampled with respect to the voltage applied
to the OFFSET pin (see Figure 14). With the OFFSET pin
grounded, a zero volt input corresponds to the ADC’s zero scale
output. T he OFFSET pin may also be used as a coarse offset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9830 | CMOS Complete DDS |
| AD9830AST | CMOS Complete DDS |
| AD9831 | CMOS Complete DDS |
| AD9831AST | CMOS Complete DDS |
| AD9832 | CMOS Complete DDS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9826_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor |
| AD9826-EB | 制造商:Analog Devices 功能描述:- Bulk |
| AD9826KRS | 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT SIGNAL PROCESSOR |
| AD9826KRSRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP T/R |
| AD9826KRSZ | 功能描述:IC IMAGE SGNL PROC 16BIT 28-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。