- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9845B (Analog Devices, Inc.) Complete 12-Bit 30 MSPS CCD Signal Processor PDF資料下載
參數資料
| 型號： | AD9845B |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 12-Bit 30 MSPS CCD Signal Processor |
| 中文描述： | 完整的12位30 MSPS的CCD信號處理器 |
| 文件頁數： | 5/24頁 |
| 文件大小： | 441K |
| 代理商： | AD9845B |
REV. A
–5–
AD9845B
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD9845B features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
DATACLK High/Low Pulsewidth
SHP Pulsewidth
SHD Pulsewidth
CLPDM Pulsewidth
CLPOB Pulsewidth
*
SHP Rising Edge to SHD Falling Edge
SHP Rising Edge to SHD Rising Edge
Internal Clock Delay
Inhibited Clock Period
t
CP
t
ADC
t
SHP
t
SHD
t
CDM
t
COB
t
S1
t
S2
t
ID
t
INH
33
13
5
5
4
2
0
15
33
16.7
8.3
8.3
10
20
8.3
16.7
3.0
ns
ns
ns
ns
Pixels
Pixels
ns
ns
ns
ns
10
DATA OUTPUTS
Output Delay
Output Hold Time
Pipeline Delay
t
OD
t
H
13
7.6
9
16
ns
ns
Cycles
7.0
SERIAL INTERFACE
Maximum SCK Frequency
SL to SCK Setup Time
SCK to SL Hold Time
SDATA Valid to SCK Rising Edge Setup
SCK Falling Edge to SDATA Valid Hold
SCK Falling Edge to SDATA Valid Read
f
SCLK
t
LS
t
LH
t
DS
t
DH
t
DV
10
10
10
10
10
10
MHz
ns
ns
ns
ns
ns
*
Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice.
(C
L
= 20 pF, f
SAMP
= 30 MHz, CCD Mode Timing in Figures 5 and 6, AUX Mode Timing in Figure 7,
Serial Timing in Figures 21–24.)
ABSOLUTE MAXIMUM RATINGS
With
Respect
To
Parameter
Min Max
Unit
AVDD1, AVDD2
DVDD1, DVDD2
DRVDD
Digital Outputs
SHP, SHD, DATACLK
CLPOB, CLPDM, PBLK
SCK, SL, SDATA
VRT, VRB
BYP1-3, CCDIN
Junction Temperature
Lead Temperature (10 sec)
AVSS
DVSS
DRVSS
DRVSS
DVSS
DVSS
DVSS
AVSS
AVSS
–0.3 +3.9
–0.3 +3.9
–0.3 +3.9
–0.3 DRVDD + 0.3 V
–0.3 DVDD + 0.3
–0.3 DVDD + 0.3
–0.3 DVDD + 0.3
–0.3 AVDD + 0.3
–0.3 AVDD + 0.3
150
300
V
V
V
V
V
V
V
V
∞
C
∞
C
ORDERING GUIDE
Temperature
Range
–20
∞
C to +85
∞
C
Package
Description
Package
Option
Model
AD9845BJST
LQFP
ST-48
THERMAL CHARACTERISTICS
Thermal Resistance
48-Lead LQFP Package
q
JA
= 56
∞
C/W
*
*
q
JA
is measured using a 4-layer PCB.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9845BJST | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9845 | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9845A | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9845AJST | Complete 12-Bit 30 MSPS CCD Signal Processor |
| AD9846A | Complete 10-Bit 30 MSPS CCD Signal Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9845BJST | 制造商:Analog Devices 功能描述:CCD SGNL PROCESSOR 48LQFP - Trays 制造商:Rochester Electronics LLC 功能描述: |
| AD9845BJSTRL | 制造商:Analog Devices 功能描述:CCD SGNL PROCESSOR 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT 30MHZ AFE NO PXGA - Tape and Reel |
| AD9845BJSTZ | 功能描述:IC CCD SIGNAL PROC 12BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9845BJSTZKL1 | 制造商:Analog Devices 功能描述: |
| AD9845BJSTZRL | 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。