欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9845B
廠商: Analog Devices, Inc.
英文描述: Complete 12-Bit 30 MSPS CCD Signal Processor
中文描述: 完整的12位30 MSPS的CCD信號處理器
文件頁數: 7/24頁
文件大小: 441K
代理商: AD9845B
REV. A
AD9845B
–7–
DEFINITIONS OF SPECIFICATIONS
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus, every code
must have a finite width. No missing codes guaranteed to 12-bit
resolution indicates that all 4096 codes, must be present over
all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to
the peak deviation of the output of the AD9845B from a true
straight line. The point used as “zero scale” occurs 1/2 LSB
before the first code transition. “Positive full scale” is defined as a
Level 1, 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of the
2 V ADC full-scale signal. The input signal is always appropriately
gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage using the relationship
1 LSB = (ADC Full Scale/2
N
codes)
where N is the bit resolution of the ADC. For the AD9845B,
1 LSB is approximately 488
m
V.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a high frequency disturbance on the
AD9845B’s power supply. The PSR specification is calculated
from the change in the data outputs for a given step change in
the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from when a sampling edge is applied to the AD9845B
until the actual sample of the input signal is held. Both SHP and
SHD sample the input signal during the transition from low to
high, so the internal delay is measured from each clock’s rising
edge to the instant the actual internal sample is taken.
EQUIVALENT INPUT CIRCUITS
330
DVDD
DVSS
Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB,
CLPDM, HD, VD, PBLK, SCK, and SL
DVDD
DVSS
DRVSS
DRVDD
THREE-
STATE
DATA
DOUT
Figure 2. Data Outputs—D0–D11
AVDD
AVSS
ACVSS
Figure 3. CCDIN (Pin 30)
330
DVDD
DVSS
DVDD
DVSS
DVSS
DATA IN
RNW
DATA OUT
Figure 4. SDATA (Pin 45)
相關PDF資料
PDF描述
AD9845BJST Complete 12-Bit 30 MSPS CCD Signal Processor
AD9845 Complete 12-Bit 30 MSPS CCD Signal Processor
AD9845A Complete 12-Bit 30 MSPS CCD Signal Processor
AD9845AJST Complete 12-Bit 30 MSPS CCD Signal Processor
AD9846A Complete 10-Bit 30 MSPS CCD Signal Processor
相關代理商/技術參數
參數描述
AD9845BJST 制造商:Analog Devices 功能描述:CCD SGNL PROCESSOR 48LQFP - Trays 制造商:Rochester Electronics LLC 功能描述:
AD9845BJSTRL 制造商:Analog Devices 功能描述:CCD SGNL PROCESSOR 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12 BIT 30MHZ AFE NO PXGA - Tape and Reel
AD9845BJSTZ 功能描述:IC CCD SIGNAL PROC 12BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9845BJSTZKL1 制造商:Analog Devices 功能描述:
AD9845BJSTZRL 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
主站蜘蛛池模板: 新邵县| 永平县| 新田县| 诸暨市| 珠海市| 京山县| 拉萨市| 威信县| 揭西县| 建宁县| 河东区| 康乐县| 苍溪县| 长丰县| 三江| 象州县| 新巴尔虎右旗| 逊克县| 扶沟县| 塘沽区| 卓资县| 永川市| 德令哈市| 武宁县| 社旗县| 延长县| 巩义市| 通渭县| 柘荣县| 泰和县| 九江县| 九江市| 秦皇岛市| 郎溪县| 木兰县| 古浪县| 资阳市| 鄱阳县| 乌拉特后旗| 灌云县| 江孜县|