- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9876-EB (Analog Devices, Inc.) Broadband Modem Mixed-Signal Front End PDF資料下載
參數資料
| 型號： | AD9876-EB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 模擬前端 |
| 英文描述： | Broadband Modem Mixed-Signal Front End |
| 中文描述： | 寬帶調制解調器混合信號前端 |
| 文件頁數： | 15/24頁 |
| 文件大小： | 666K |
| 代理商： | AD9876-EB |
REV. A
AD9876
–15–
TRANSMIT PATH
The AD9876 transmit path consists of a digital interface port, a
programmable interpolation filter, and a transmit DAC. All
clock signals required by these blocks are generated from the
f
OSCIN
signal by the PLL-A clock generator. The block diagram
below shows the interconnection between the major functional
components of the transmit path.
TxDAC+
Kx INTERPOLATION
LPF/BPF
CLOCK GEN
PL L
Tx+
Tx–
OSCIN
XTAL
Tx QUIET
GAIN
Tx [5:0]
Tx SYNC
CLK-A
f
CLK-A
f
DAC
= L
f
OSCIN
f
OSCIN
12
12
Tx
DEMUX
AD9876
Figure 1
.
Transmit Path Block Diagram
DIGITAL INTERFACE PORT
The Transmit Digital Interface Port has several modes of opera-
tion. In its default configuration, the Tx Port accepts six bit
nibbles through the Tx [5:0] and Tx SYNC pins and demul-
tiplexes the data into 12-bit words before passing it to the
interpolation filter. The input data is sampled on the rising edge
of f
CLK-A
.
Additional programming options for the Tx Port allow: sampling
the input data on the falling edge of f
CLK-A
, inversion or disabling
of f
CLK-A
, and reversing the order of the nibbles. Also, the Tx Port
interface can be controlled by the GAIN pin to provide direct
access to the Rx Path Gain Adjust Register. All of these modes
are fully described in the Register Programming Definitions sec-
tion of this data sheet.
The data format is twos complement, as shown below:
011 . . 11: Maximum
000 . . 01: Midscale + 1 LSB
000 . . 00: Midscale
111 . . 11: Midscale – 1 LSB
111 . . 10: Midscale – 2 LSB
100 . . 00: Minimum
The data can be translated to a straight binary data format by
simply inverting the most significant bit.
The timing of the interface is fully described in the Transmit
Port Timing section of this data sheet.
PLL-A CLOCK DISTRIBUTION
Figure 1 shows the clock signals used in the transmit path. The
DAC sampling clock, f
DAC
, is generated by PLL-A. f
DAC
has a
frequency equal to
L
×
f
OSCIN
, where
f
OSCIN
is the internal signal
generated either by the crystal oscillator when a crystal is con-
nected between the OSCIN and XTAL pins, or by the clock that
is fed into the OSCIN pin, and
L
is the multiplier programmed
through the serial port.
L
can have the values of 1, 2, 4, or 8.
The transmit path expects a new half-word of data at the rate
of f
CLK-A
. When the Tx multiplexer is enabled, the frequency
of Tx Port is:
f
where
K
is the interpolation factor that can be programmed to be
1, 2, or 4. When the Tx multiplexer is disabled, the frequency of
the Tx Port is:
f
Note, this will result in a 6-bit data path.
f
K
L
f
K
/
CLK A
DAC
OSCIN
=
×
=
×
×
2
2
f
K
L
f
K
/
CLK A
DAC
OSCIN
=
=
×
INTERPOLATION FILTER
The interpolation filter can be programmed to run at 2
×
and 4
×
upsampling ratios in each of three different modes. The transfer
functions of these six configurations are shown in TPCs 1–6.
The X-axis of each of these figures corresponds to the frequency
normalized to f
DAC
. These transfer functions show both the
discrete time transfer function of the interpolation filters alone
and with the SIN(x)/x transfer function of the DAC. The
interpolation filter can also be programmed into a pass-
through mode if no interpolation filtering is desired.
The contents of the interpolation filter are not cleared by
hardware or software resets. It is recommended to “flush” the
transmit path with zeros before transmitting data.
The table below contains the following parameters as a function
of the mode that it is programmed.
Latency
– The number of clock cycles from the time a digital
impulse is written to the DAC until the peak value is output at
the T+ and T– pins.
Flush
– The number of clock cycles from the time a digital
impulse is written to the DAC until the output at the Tx+ and
Tx– pins settles to zero.
f
LOWER
(0.1 dB, 3 dB)
– This indicates the lower 0.1 dB or 3 dB
cutoff frequency of the interpolation filter as a fraction of f
DAC
,
the DAC sampling frequency.
f
UPPER
(0.1 dB, 3 dB)
– This indicates the upper 0.1 dB or 3 dB
cutoff frequency of the interpolation filter as a fraction of f
DAC
,
the DAC sampling frequency.
Table I. Interpolation Filter Parameters vs. Mode
Register 7 [7:4]
0 0
0 1
0 4
0 5
0 8
0 C
Mode
4
×
LPF 2
×
LPF 4
×
BPF 2
×
BPF 4
×
BPF 4
×
BPF
Adj.
86
30
86
Adj.
3
Lower
86
Upper
86
Latency, f
DAC
Clock Cycles
Flush, f
DAC
Clock Cycles
f
LOWER,
0.1 dB
128
48
128
48
148
142
0
0
0.398
0.276
0.148/
0.774
0.226/
0.852
0.131/
0.757
0.243/
0.869
0.274/
0.648
0.352/
0.762
0.257/
0.631
0.369/
0.743
f
UPPER,
0.1 dB
0.102
0.204
0.602
0.724
f
LOWER,
3 dB
0
0
0.381
0.262
f
UPPER,
3 dB
0.119
0.238
0.619
0.738
相關PDF資料 |
PDF描述 |
|---|---|
| AD9876BST | Broadband Modem Mixed-Signal Front End |
| AD9876BSTRL | Broadband Modem Mixed-Signal Front End |
| AD9877 | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877ABS | Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877-EB | Mixed-Signal Front End Set-Top Box, Cable Modem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9877ABS | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9877ABS-1 | 制造商:Analog Devices 功能描述: |
| AD9877ABSZ | 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9877BS | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。