- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9945KCPZRL7 (ANALOG DEVICES INC) Complete 12-Bit 40 MHz CCD Signal Processor PDF資料下載
參數資料
| 型號： | AD9945KCPZRL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Complete 12-Bit 40 MHz CCD Signal Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, LEAD FREE, MO-220-VHHD-2, LFCSP-32 |
| 文件頁數： | 6/16頁 |
| 文件大小： | 180K |
| 代理商： | AD9945KCPZRL7 |
REV. A
–6–
AD9945
EQUIVALENT INPUT CIRCUITS
330
DVDD
DVSS
Figure 1. Digital Inputs—SHP, SHD,
DATACLK, CLPOB, PBLK, SCK, SL, SDATA
DVDD
DVSS
DRVSS
DRVDD
THREE-
STATE
DATA
DOUT
Figure 2. Data Outputs—D0 to D11
60
AVDD
AVSS
AVSS
Figure 3. CCDIN (Pin 22)
DEFINITIONS OF SPECIFICATIONS
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus, every
code must have a finite width. No missing codes guaranteed to
12-bit resolution indicates that all 4096 codes must be present
over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the AD9945 from a true straight
line. The point used as zero scale occurs 1/2 LSB before the first
code transition. Positive full scale is defined as a level 1 1/2 LSB
beyond the last code transition. The deviation is measured from
the middle of each particular output code to the true straight line.
The error is then expressed as a percentage of the 2 V ADC full-
scale signal. The input signal is always appropriately gained up to
fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated in
LSB and represents the rms noise level of the total signal chain
at the specified gain setting. The output noise can be converted
to an equivalent voltage, using the relationship
1
LSB = (ADC Full Scale/
2
N
codes)
where N is the bit resolution of the ADC. For the AD9945,
1 LSB is 0.5 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a very high frequency disturbance on the
AD9945’s power supply. The PSR specification is calculated
from the change in the data outputs for a given step change in
the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the delay that
occurs from the time when a sampling edge is applied to the
AD9945 until the actual sample of the input signal is held. Both
SHP and SHD sample the input signal during the transition from
low to high, so the internal delay is measured from each clock’s
rising edge to the instant the actual internal sample is taken.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9945 | Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9945KCP | Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9945KCPRL | Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9945KCPRL7 | Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9945KCPZ2 | Complete 12-Bit 40 MHz CCD Signal Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9945KCPZRL72 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 40 MHz CCD Signal Processor |
| AD9948 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9948AKCPZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9948AKCPZRL | 制造商:Analog Devices 功能描述: |
| AD9948KCP | 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MSPS, 3V ANALOG FRONT END - Bulk 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。