- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9949KCPZRL (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing Core PDF資料下載
參數資料
| 型號： | AD9949KCPZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing Core |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, MO-220-VJJD-2, LFCSP-40 |
| 文件頁數： | 30/36頁 |
| 文件大小： | 707K |
| 代理商： | AD9949KCPZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9949
APPLICATIONS INFORMATION
CIRCUIT CONFIGURATION
The AD9949 recommended circuit configuration is shown in
Figure 38. Achieving good image quality from the AD9949
requires careful attention to PCB layout. All signals should be
routed to maintain low noise performance. The CCD output
signal should be directly routed to Pin 27 through a 0.1 μF
capacitor. The master clock CLI should be carefully routed to
Pin 25 to minimize interference with the CCDIN, REFT, and
REFB signals.
Rev. B | Page 30 of 36
The digital outputs and clock inputs are located on Pins 1 to 13
and Pins 31 to 40 and should be connected to the digital ASIC
away from the analog and CCD clock signals. Placing series
resistors close to the digital output pins may help to reduce
digital code transition noise. If the digital outputs must drive a
load larger than 20 pF, buffering is recommended to minimize
additional noise. If the digital ASIC can accept gray code, the
AD9949’s outputs can be selected to output data in gray code
format using the control register Bit D5. Gray coding helps reduce
potential digital transition noise compared with binary coding.
The H1–H4 and RG traces should have low inductance to avoid
excessive distortion of the signals. Heavier traces are recom-
mended because of the large transient current demand on
H1–H4 from the capacitive load of the CCD. If possible,
physically locating the AD9949 closer to the CCD will reduce
the inductance on these lines. As always, the routing path
should be as direct as possible from the AD9949 to the CCD.
GROUNDING AND DECOUPLING
RECOMMENDATIONS
As shown in Figure 38, a single ground plane is recommended
for the AD9949. This ground plane should be as continuous as
possible, particularly around Pins 23 to 30. This ensures that all
analog decoupling capacitors provide the lowest possible
impedance path between the power and bypass pins and their
respective ground pins. All high frequency decoupling
capacitors should be located as close as possible to the package
pins. It is recommended that the exposed paddle on the bottom
of the package be soldered to a large pad, with multiple vias
connecting the pad to the ground plane.
All the supply pins must be decoupled to ground with good
quality, high frequency chip capacitors. There should also be a
4.7 μF or larger bypass capacitor for each main supply—AVDD,
RGVDD, HVDD, and DRVDD—although this is not necessary
for each individual pin. In most applications, it is easier to share
the supply for RGVDD and HVDD, which may be done as long
as the individual supply pins are separately bypassed. A separate
3 V supply may be used for DRVDD, but this supply pin should
still be decoupled to the same ground plane as the rest of the
chip. A separate ground for DRVSS is not recommended.
The reference bypass pins (REFT, REFB) should be decoupled
to ground as close as possible to their respective pins. The
analog input (CCDIN) capacitor should also be located close to
the pin.
3V ANALOG SUPPLY
SERIAL
INTERFACE
3
CCD SIGNAL
MASTER
CLOCK INPUT
3V ANALOG
SUPPLY
VD/HD/HBLK INPUTS
CLP/BLK OUTPUT
4
3V
DRIVER
SUPPLY
RG DRIVER
SUPPLY
H DRIVER
SUPPLY
DATA
OUTPUTS
12
H1 TO H4
4
TOP VIEW
AD9949
PIN 1
IDENTIFIER
30
REFB
29
REFT
28
AVSS
27
CCDIN
26
AVDD
25
CLI
24
TCVDD
23
TCVSS
22
RGVDD
21
RG
D1
D2
D3
D4
1
2
3
4
DRVDD
6
D5
D6
D7
D8
10
7
8
9
4
3
3
3
3
3
3
3
3
3
D
D
H
H
H
H
H
H
R
RG OUTPUT
+
+
+
+
DRVSS
5
4.7
μ
F 0.1
μ
F
0.1
μ
F
4.7
μ
F
4.7
μ
F
0.1
μ
F
0.1
μ
F
4.7
μ
F
0.1
μ
F
0.1
μ
F
1
μ
F
1
μ
F
0.1
μ
F
0
Figure 38. Recommended Circuit Configuration
相關PDF資料 |
PDF描述 |
|---|---|
| AD9949KCPRL | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949KCPZ | 12-Bit CCD Signal Processor with Precision Timing Core |
| AD9949AKCPZ | Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No |
| AD9949AKCPZRL | Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No |
| AD9951YSV-REEL7 | Hook-Up Wire; Conductor Size AWG:18; No. Strands x Strand Size:16 x 30; Jacket Color:Blue; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061, CSA Type AWM; Conductor Material:Copper RoHS Compliant: Yes |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9950KJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9950TJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer |
| AD9951 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9951/PCBZ | 制造商:Analog Devices 功能描述:AD9951 400 MSPS DDS W/ 14 BIT DAC EVALBD - Boxed Product (Development Kits) |
| AD9951PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer |
發布緊急采購，3分鐘左右您將得到回復。