欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9949KCPZRL
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: 12-Bit CCD Signal Processor with Precision Timing Core
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC40
封裝: 6 X 6 MM, LEAD FREE, MO-220-VJJD-2, LFCSP-40
文件頁數: 31/36頁
文件大?。?/td> 707K
代理商: AD9949KCPZRL
AD9949
DRIVING THE CLI INPUT
The AD9949’s master clock input (CLI) may be used in two
different configurations, depending on the application.
Figure 41 shows a typical dc-coupled input from the master
clock source. When the dc-coupled technique is used, the
master clock signal should be at standard 3 V CMOS logic
levels. As shown in Figure 42, a 1000 pF ac-coupling capacitor
may be used between the clock source and the CLI input. In this
configuration, the CLI input is self-biased to the proper dc volt-
age level of approximately 1.4 V. When the ac-coupled tech-
nique is used, the master clock signal can be as low as ±500 mV
in amplitude.
Rev. B | Page 31 of 36
CCD IMAGER
SIGNAL
OUT
H2
RG
H3
H4
H1
H2
H1
RG
AD9949
CCDIN
0
18
19
14
15
21
27
Figure 39. CCD Connections (2 H-Clock)
0
CCD IMAGER
SIGNAL
OUT
H4
RG
H1
H2
H3
H4
H2
H1
H3
RG
AD9949
CCDIN
14
15
18
19
21
27
Figure 40. CCD Connections (4 H-Clock)
0
CLI
AD9949
25
ASIC
MASTER CLOCK
Figure 41. CLI Connection, DC-Coupled
LPF
1nF
0
CLI
AD9949
25
ASIC
MASTER CLOCK
Figure 42. CLI Connection, AC-Coupled
HORIZONTAL TIMING SEQUENCE EXAMPLE
Figure 43 shows an example CCD layout. The horizontal
register contains 28 dummy pixels, which occur on each line
clocked from the CCD. In the vertical direction, there are
10 optical black (OB) lines at the front of the readout and two at
the back of the readout. The horizontal direction has four OB
pixels in the front and 48 in the back.
To configure the AD9949 horizontal signals for this CCD, three
sequences can be used. Figure 44 shows the first sequence that
should be used during vertical blanking. During this time, there
are no valid OB pixels from the sensor, so the CLPOB signal is
not used. PBLK may be enabled during this time, because no
valid data is available.
Figure 45 shows the recommended sequence for the vertical OB
interval. The clamp signals are used across the whole lines in
order to stabilize the clamp loop of the AD9949.
Figure 46 shows the recommended sequence for the effective
pixel readout. The 48 OB pixels at the end of each line are used
for the CLPOB signal.
相關PDF資料
PDF描述
AD9949KCPRL 12-Bit CCD Signal Processor with Precision Timing Core
AD9949KCPZ 12-Bit CCD Signal Processor with Precision Timing Core
AD9949AKCPZ Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No
AD9949AKCPZRL Circular Connector; No. of Contacts:61; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:24-61 RoHS Compliant: No
AD9951YSV-REEL7 Hook-Up Wire; Conductor Size AWG:18; No. Strands x Strand Size:16 x 30; Jacket Color:Blue; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061, CSA Type AWM; Conductor Material:Copper RoHS Compliant: Yes
相關代理商/技術參數
參數描述
AD9950KJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer
AD9950TJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer
AD9951 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9951/PCBZ 制造商:Analog Devices 功能描述:AD9951 400 MSPS DDS W/ 14 BIT DAC EVALBD - Boxed Product (Development Kits)
AD9951PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
主站蜘蛛池模板: 夏津县| 潮州市| 荣昌县| 奉节县| 泾源县| 衡水市| 安义县| 青铜峡市| 太原市| 竹北市| 图片| 堆龙德庆县| 宜黄县| 曲阳县| 茶陵县| 乌兰浩特市| 高阳县| 阳西县| 通道| 阿巴嘎旗| 儋州市| 云南省| 霍林郭勒市| 青神县| 搜索| 任丘市| 高邑县| 玉田县| 府谷县| 德令哈市| 瑞丽市| 三原县| 砚山县| 左贡县| 民权县| 繁昌县| 汾阳市| 龙里县| 池州市| 卓尼县| 信宜市|