欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9954
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
中文描述: 400 MSPS的14位,1.8伏的CMOS直接數(shù)字頻率合成
文件頁數(shù): 24/36頁
文件大小: 1027K
代理商: AD9954
AD9954
completes a cycle, the RAM address generator increments to the
next address, and the timer reloads the ramp rate bits and con-
tinues counting down. This sequence continues until the RAM
address generator has incremented to an address equal to the
RAM segment final address bits of the current RSCW. Upon
reaching this terminal address, the RAM address generator
reloads the RAM segment beginning address bits and the
sequence repeats.
Rev. 0 | Page 24 of 36
The sequence of circulating through the specified RAM
addresses repeats for as long as the part is programmed for this
mode. The no dwell bit is a Don’t Care in this mode.
RAM Controlled Modes of Operation Notes and Summary
Notes:
1)
The user must ensure that the beginning address is lower
than the final address.
2)
Changing profiles or issuing an I/O UPDATE automatically
terminates the current sweep and starts the next sweep.
3)
Setting the RAM destination bit true such that the RAM
output drives the phase offset adder is valid. While the
above discussion describes a frequency sweep, a phase
sweep operation is also available.
The AD9954 offers five modes of RAM controlled operation
(see Table 9).
Table 9. RAM Modes of Operation
RSCW<7:5>
(Binary)
Mode
000
Direct Switch
Notes
No Sweeping, Profiles
Valid, No Dwell Invalid
Sweeping, Profiles Valid,
No Dwell Valid
Sweeping, Profile <0> Is a
Direction Control Bit, No
Dwell Invalid
Sweeping, Profiles Valid,
No Dwell Invalid
001
Ramp Up
010
Bidirectional
Ramp
011
Continuous
Bidirectional
Ramp
Continuous
Recirculate
Open
100
Sweeping, Profiles Valid,
No Dwell Invalid
Invalid Mode—Default To
Direct Switch
101, 110, 111
Internal Profile Control
The AD9954 offers a mode in which a composite frequency
sweep can be built, for which the timing control is software
programmable. The internal profile control capability disen-
gages the Profile<1:0> pins and enables the AD9954 to take
control of switching between profiles. Modes are defined that
allow continuous or single burst profile switches for three com-
binations of profile selection bits. These are listed in Table 10.
When any of the CFR1<29:27> bits are active, the
internal profile control mode is engaged. Internal profile control
is only valid when the device is operating in RAM mode. There
is no internal profile control for linear sweeping operations.
When the internal profile control mode is engaged, the RAM
segment mode control bits are Don’t Care and the device oper-
ates all profiles as if these mode control bits were programmed
for ramp-up mode. Switching between profiles occurs when the
RAM address generator has exhausted the memory contents for
the current profile.
Table 10. Internal Profile Control
CFR1<29:27>
(Binary)
Mode Description
000
Internal Control Inactive
001
Internal Control Active, Single Burst, Activate
Profile 0, Then 1, Then Stop
010
Internal Control Active, Single Burst, Activate
Profile 0, Then 1, Then 2, Then Stop
011
Internal Control Active, Single Burst, Activate
Profile 0, Then 1, Then 2, Then 3, Then Stop
100
Internal Control Active, Continuous, Activate
Profile 0, Then 1, Then Loop Starting 0
101
Internal Control Active, Continuous, Activate
Profile 0, Then 1, Then 2, Then Loop Starting 0
110
Internal Control Active, Continuous, Activate
Profile 0, Then 1, Then 2, Then 3, Then Loop
Starting 0
111
Invalid
A single burst mode is one in which the composite sweep is
executed once. For example, assume the device is programmed
for ramp-up mode and the CFR1<29:27> bits are written to
Logic 010(b). Upon receiving an I/O UPDATE, the internal
control logic signals the device to begin executing the ramp-up
mode sequence for Profile 0. Upon reaching the RAM segment
final address value for Profile 0, the device automatically
switches to Profile 1 and begins executing that ramp-up
sequence. Upon reaching the RAM segment final address value
for Profile 1, the device automatically switches to Profile 2 and
begins executing that ramp-up sequence. When the RAM seg-
ment final address value for Profile 2 is reached, the sequence is
over and the composite sweep has completed. Issuing another
I/O UPDATE restarts the burst process.
A continuous internal profile control mode is one in which the
composite sweep is continuously executed for as long as the
device is programmed into that mode. Using the example above,
except programming the CFR1<29:27> bits to Logic 101(b), the
operation would be identical until the RAM segment final
address value for Profile 2 is reached. At this point, instead of
stopping the sequence, it repeats, starting with Profile 0.
相關(guān)PDF資料
PDF描述
AD9954YSV 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9954YSV-REEL7 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9956 2.7 GHz DDS-Based AgileRF
AD9956YCPZ-REEL1 2.7 GHz DDS-Based AgileRF
AD9956YCPZ1 2.7 GHz DDS-Based AgileRF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9954/PCB 制造商:Analog Devices 功能描述:AD9954 400 MSPS DDS W/ 14 BIT DAC EVALBD - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
AD9954/PCBZ 功能描述:BOARD EVAL FOR 9954 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9954/PCBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
AD9954_09 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
AD9954YSV 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 14-Bit Serial 48-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:400 MSPS DDS W/14 BIT DAC - Bulk 制造商:Analog Devices 功能描述:IC DDS 400MSPS SMD 9954 TQFP48
主站蜘蛛池模板: 三台县| 四子王旗| 信宜市| 安庆市| 阿巴嘎旗| 德钦县| 常宁市| 封开县| 吴堡县| 长宁区| 麻江县| 彰武县| 石门县| 会泽县| 孝感市| 阿图什市| 雅安市| 嘉黎县| 揭阳市| 宁津县| 广东省| 黄陵县| 武鸣县| 曲麻莱县| 梧州市| 都昌县| 咸丰县| 通山县| 昌黎县| 北宁市| 神木县| 施秉县| 涟水县| 宝丰县| 阆中市| 兴化市| 囊谦县| 安远县| 静乐县| 丽江市| 平湖市|