- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373982 > ADF4206BRU (ANALOG DEVICES INC) Dual RF PLL Frequency Synthesizers PDF資料下載
參數(shù)資料
| 型號： | ADF4206BRU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual RF PLL Frequency Synthesizers |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 550 MHz, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大小： | 206K |
| 代理商： | ADF4206BRU |
REV. 0
ADF4206/ADF4207/ADF4208
–16–
PROGRAM MODES
Table III and Table V show how to set up the Program Modes
in the ADF420x family. The following should be noted:
1. RF2 and RF1 Analog Lock Detect indicate when the PLL
is in lock. When the loop is locked and either RF2 or RF1
Analog Lock Detect is selected, the MUXOUT pin will show a
logic high with narrow low-going pulses. When the RF2/RF1
Analog Lock Detect is chosen, the locked condition is indi-
cated only when both RF2 and RF1 loops are locked.
2. The RF2 Counter Reset mode resets the R and AB counters
in the RF2 section and also puts the RF2 charge pump into
three-state. The RF1 Counter Reset mode resets the R and AB
counters in the RF1 section and also puts the RF1 charge
pump into three-state. The RF2 and RF1 Counter Reset
mode does both of the above.
Upon removal of the reset bits, the AB counter resumes count-
ing in close alignment with the R counter (maximum error is
one prescaler output cycle).
3. The Fastlock mode uses MUXOUT to switch a second loop
filter damping resistor to ground during Fastlock operation.
Activation of Fastlock occurs whenever RF1 CP Gain in the
RF1 Reference counter is set to one.
POWER-DOWN
It is possible to program the ADF420x family for either syn-
chronous or asynchronous power-down on either the RF2 or
RF1 side.
Synchronous RF2 Power-Down
Programming a “1” to P7 of the ADF420x family will initiate a
power-down. If P2 of the ADF420x family has been set to “0”
(normal operation), a synchronous power-down is conducted.
The device will automatically put the charge pump into three-
state and then complete the power-down.
Asynchronous RF2 Power-Down
If P2 of the ADF420x family has been set to “1” (three-state
the RF2 charge pump), and P7 is subsequently set to “1,” an
asynchronous power-down is conducted. The device will go into
power-down on the rising edge of LE, which latches the “1” to
the RF2 power-down bit (P7).
Synchronous RF1 Power-Down
Programming a “1” to P16 of the ADF420x family will initiate
a power-down. If P10 of the ADF420x family has been set to
“0” (normal operation), a synchronous power-down is conducted.
The device will automatically put the charge pump into three-
state and then complete the power-down.
Asynchronous RF1 Power-Down
If P10 of the ADF420x family has been set to “1” (three-state
the RF1 charge pump), and P16 is subsequently set to “1,” an
asynchronous power-down is conducted. The device will go into
power-down on the rising edge of LE, which latches the “1” to
the RF1 power-down bit (P16).
Activation of either synchronous or asynchronous power-down
forces the RF2/RF1 loop’s R and N dividers to their load
state conditions and the RF2/RF1 input section is debiased to
a high impedance state.
The reference oscillator circuit is only disabled if both the RF2
and RF1 power-downs are set.
The input register and latches remain active and are capable of
loading and latching data during all the power-down modes.
The RF2/RF1 section of the devices will return to normal pow-
ered up operation immediately upon LE latching a “0” to the
appropriate power-down bit.
IF SECTION (RF2)
Programmable RF2 Reference (R) Counter
If control bits (C2, C1) are (0, 0), the data is transferred from
the input shift register to the 14-bit RF2 R counter. Table III
shows the input shift register data format for the RF2 R counter
and the divide ratios possible.
RF2 Phase Detector Polarity
P1 sets the RF2 Phase Detector Polarity. When the RF2 VCO
characteristics are positive, this should be set to “1.” When they
are negative, it should be set to “0.” See Table III.
RF2 Charge Pump Three-State
P2 puts the RF2 charge pump into three-state mode when pro-
grammed to a “1.” It should be set to “0” for normal operation.
See Table III.
RF2 Program Modes
Table III and Table V show how to set up the Program Modes
in the ADF420x family.
RF2 Charge Pump Currents
Bit P5 programs the current setting for the RF2 charge pump.
See Table III.
Programmable RF2 AB Counter
If control bits (C2, C1) are (0, 1), the data in the input register is
used to program the RF2 AB counter. The AB counter consists of
a 6-bit swallow counter (A counter) and 11-bit programmable
counter (B counter). Table IV shows the input register data
format for programming the RF2 AB counter and the divide
ratios possible.
RF2 Prescaler Value
P6 in the RF2 AB counter latch sets the RF2 prescaler value. See
Table IV.
RF2 Power-Down
P7 in Table IV is the power-down bit for the RF2 side.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4212 | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210 | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BCP | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BRU | Dual RF/IF PLL Frequency Synthesizers |
| ADF4211 | Dual RF/IF PLL Frequency Synthesizers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4206BRU-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRU-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRUZ | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP |
| ADF4206BRUZ-R7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRUZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。