欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: ADF4206BRU
廠商: ANALOG DEVICES INC
元件分類: XO, clock
英文描述: Dual RF PLL Frequency Synthesizers
中文描述: PLL FREQUENCY SYNTHESIZER, 550 MHz, PDSO16
封裝: TSSOP-16
文件頁數(shù): 19/20頁
文件大小: 206K
代理商: ADF4206BRU
REV. 0
ADF4206/ADF4207/ADF4208
–19–
INTERFACING
The ADF4206/ADF4207/ADF4208 family has a simple SPI-
compatible serial interface for writing to the device. SCLK,
SDATA, and LE (Latch Enable) control the data transfer. When
LE goes high, the 22 bits that have been clocked into the input
register on each rising edge of SCLK will be transferred to the
appropriate latch. See Figure 1 for the Timing Diagram and
Table I for the Latch Truth Table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
909 kHz or one update every 1.1 ms. This is certainly more than
adequate for systems that will have typical lock times in hun-
dreds of microseconds.
ADuC812 Interface
Figure 10 shows the interface between the ADF420x family and
the ADuC812 microconverter. Since the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The microconverter is set up for SPI Master
Mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF420x family
needs a 22-bit word. This is accomplished by writing three 8-bit
bytes from the microconverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
On first applying power to the ADF420x family, it requires four
writes (one each to the R counter latch and the AB counter latch
for both RF1 and RF2 side) for the output to become active.
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed will be about
180 kHz.
SCLOCK
MOSI
I/O PORTS
ADuC812
SCLK
SDATA
LE
MUXOUT
(LOCK DETECT)
ADF4206/
ADF4207/
ADF4208
Figure 9. ADuC812 to ADF420x Family Interface
ADSP-2181 Interface
Figure 10 shows the interface between the ADF420x family and
the ADSP-21xx Digital Signal Processor. As previously noted,
the ADF420x family needs a 22-bit serial word for each latch
write. The easiest way to accomplish this using the ADSP21-xx
family is to use the Autobuffered Transmit Mode of operation
with Alternate Framing. This provides a means for transmitting
an entire block of serial data before an interrupt is generated.
Set up the word length for eight bits and use three memory
locations for each 22-bit word. To program each 22-bit latch,
store the three 8-bit bytes, enable the Autobuffered mode and
then write to the transmit register of the DSP. This last opera-
tion initiates the autobuffer transfer.
SCLOCK
DT
I/O FLAG
ADSP-21xx
SCLK
SDATA
LE
MUXOUT
(LOCK DETECT)
ADF4206/
ADF4207/
ADF4208
TFS
Figure 10. ADSP-21xx to ADF420x Family Interface
相關(guān)PDF資料
PDF描述
ADF4212 Dual RF/IF PLL Frequency Synthesizers
ADF4210 Dual RF/IF PLL Frequency Synthesizers
ADF4210BCP Dual RF/IF PLL Frequency Synthesizers
ADF4210BRU Dual RF/IF PLL Frequency Synthesizers
ADF4211 Dual RF/IF PLL Frequency Synthesizers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4206BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R
ADF4206BRU-REEL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R
ADF4206BRUZ 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP
ADF4206BRUZ-R7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R
ADF4206BRUZ-RL 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
主站蜘蛛池模板: 婺源县| 诸城市| 弋阳县| 土默特左旗| 大悟县| 上林县| 资中县| 塔城市| 赣州市| 紫云| 宁强县| 乌什县| 博罗县| 华容县| 太仆寺旗| 皋兰县| 平昌县| 伊金霍洛旗| 拉孜县| 汪清县| 施秉县| 任丘市| 衡南县| 财经| 平顺县| 岑巩县| 博野县| 包头市| 福建省| 阳高县| 大英县| 鹤峰县| 齐齐哈尔市| 德格县| 广汉市| 普安县| 沙河市| 岳池县| 平南县| 东乡县| 治多县|