- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373982 > ADF4206BRU (ANALOG DEVICES INC) Dual RF PLL Frequency Synthesizers PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4206BRU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual RF PLL Frequency Synthesizers |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 550 MHz, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大小： | 206K |
| 代理商： | ADF4206BRU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
REV. 0
ADF4206/ADF4207/ADF4208
–9–
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 2. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2
are opened. Typical recommended external components are
shown in Figure 2.
30pF
OSC
IN
OSC
OUT
TO R
COUNTER
BUFFER
POWER-DOWN
CONTROL
SW1
NC
NC
SW2
100k
SW3
NO
18k
30pF
Figure 2. RF Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 3. It is followed by a
2-stage limiting amplifier to generate the CML clock levels needed
for the prescaler.
RF
IN
A
AV
DD
BIAS
GENERATOR
1.6V
2k
AGND
2k
RF
IN
B
Figure 3. RF Input Stage
PRESCALER
The dual modulus prescaler (P/P + 1), along with the A and
B counters, enables the large division ratio, N, to be realized
(N = BP + A). This prescaler, operating at CML levels, takes
the clock from the RF input stage and divides it down to a man-
ageable frequency for the CMOS A and B counters. It is based
on a synchronous 4/5 core.
The prescaler is selectable. Both RF1 and RF2 can be set to
either 32/33 or 64/65. DB20 of the AB counter latch selects
the value. See Tables IV and VI.
A AND B COUNTERS
The A and B CMOS counters combine with the dual modulus
prescaler to allow a wide ranging division ratio in the PLL feed-
back counter. The devices are guaranteed to work when the
prescaler output is 200 MHz or less.
Pulse Swallow Function
The A and B counters, in conjunction with the dual modulus
prescaler, make it possible to generate output frequencies that
are spaced only by the Reference Frequency divided by R. The
equation for the VCO frequency is as follows:
f
VCO
= [(
P
×
B
) +
A
]
×
f
REFIN
/
R
f
VCO
= Output frequency of external voltage controlled
oscillator (VCO).
P
= Preset modulus of dual modulus prescaler
(32/33, 64/65).
B
= Preset Divide Ratio of binary 11-bit counter
(1 to 2047).
A
= Preset Divide Ratio of binary 6-bit A counter
(0 to 63).
f
REFIN
= Output frequency of the external reference frequency
oscillator.
R
= Preset divide ratio of binary 14-bit programmable
reference counter (1 to 16383).
R COUNTER
The 14-bit R counter allows the input reference frequency to
be divided down to produce the reference clock to the phase
frequency detector (PFD). Division ratios from 1 to 16,383
are allowed.
PRESCALER
P/P + 1
MODULUS
CONTROL
FROM RF
INPUT STAGE
LOAD
N = BP + A
N DIVIDER
LOAD
TO PFD
11-BIT B
COUNTER
6-BIT A
COUNTER
Figure 4. A and B Counters
PHASE FREQUENCY DETECTOR (PFD) AND CHARGE
PUMP
The PFD takes inputs from the R counter and N counter (N =
BP + A) and produces an output proportional to the phase and
frequency difference between them. Figure 5 is a simplified
schematic.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4212 | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210 | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BCP | Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BRU | Dual RF/IF PLL Frequency Synthesizers |
| ADF4211 | Dual RF/IF PLL Frequency Synthesizers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4206BRU-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRU-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRUZ | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP |
| ADF4206BRUZ-R7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R |
| ADF4206BRUZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。