- 您現在的位置：買賣IC網 > PDF目錄373983 > ADF4251BCP-REEL (ANALOG DEVICES INC) Dual Fractional-N/Integer-N Frequency Synthesizer PDF資料下載
參數資料
| 型號： | ADF4251BCP-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | Dual Fractional-N/Integer-N Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 3000 MHz, QCC24 |
| 封裝： | 4 X 4 MM, MO-200-VGGD2, LFCSP-24 |
| 文件頁數： | 21/28頁 |
| 文件大小： | 387K |
| 代理商： | ADF4251BCP-REEL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. 0
ADF4251
–21–
RF N DIVIDER REGISTER
(Address R0)
With R0[2, 1, 0] set to [0, 0, 0], the on-chip RF N Divider register
will be programmed. Table III shows the input data format for
programming this register.
8-Bit RF INT Value
These eight bits control what is loaded as the INT value. This is
used to determine the overall feedback division factor. It is used in
Equation 1.
12-Bit RF FRAC Value
These 12 bits control what is loaded as the FRAC value into the
fractional interpolator. This is part of what determines the overall
feedback division factor. It is used in Equation 1. The FRAC
value must be less than or equal to the value loaded into the
MOD register.
RF R DIVIDER REGISTER
(Address R1)
With R1[2, 1, 0] set to [0, 0, 1], the on-chip RF R Divider register
will be programmed. Table IV shows the input data format for
programming this register.
RF Prescaler (P/P + 1)
The RF dual-modulus prescaler (P/P +1), along with the INT,
FRAC, and MOD counters, determine the overall division ratio
from the RF
IN
to the PFD input. Operating at CML levels, it
takes the clock from the RF input stage and divides it down to
a manageable frequency for the CMOS counters. It is based on
a synchronous 4/5 core (see Table IV).
RF REF
IN
Doubler
Setting this bit to 0 feeds the REF
IN
signal directly to the 4-bit
RF R counter, disabling the doubler. Setting this bit to 1 multiplies
the REF
IN
frequency by a factor of 2 before feeding into the 4-
bit RF R counter. When the doubler is disabled, the REF
IN
falling edge is the active edge at the PFD input to the fractional-N
synthesizer. When the doubler is enabled, both the rising and
falling edges of REF
IN
become active edges at the PFD input.
When the doubler is enabled and lowest spur mode is chosen,
the in-band phase noise performance is sensitive to the REF
IN
duty cycle. The phase noise degradation can be as much as 5 dB
for REF
IN
duty cycles outside a 45% to 55% range. The phase
noise is insensitive to REF
IN
duty cycle in the lowest noise mode
and in low noise and spur mode. The phase noise is insensitive
to REF
IN
duty cycle when the doubler is disabled.
4-Bit RF R Counter
The 4-bit RF R counter allows the input reference frequency
(REF
IN
) to be divided down to produce the reference clock to
the phase frequency detector (PFD). Division ratios from 1 to
15 are allowed.
12-Bit Interpolator Modulus
This programmable register sets the fractional modulus. This is
the ratio of the PFD frequency to the channel step resolution on
the RF output.
RF CONTROL REGISTER
(Address R2)
With R2[2, 1, 0] set to [0, 1, 0], the on-chip RF control register
will be programmed. Table V shows the input data format for
programming this register. Upon initialization, DB15
–
DB11
should all be set to 0.
Noise and Spur Setting
The noise and spur setting (R2[15, 11, 06]) is a feature that
allows the user to optimize his or her design either for improved
spurious performance or for improved phase noise performance.
When set to [0, 0, 0], the lowest spurs setting is chosen. Here,
dither is enabled. This randomizes the fractional quantization
noise so that it looks more like white noise than spurious noise.
This means that the part is optimized for improved spurious
performance. This operation would normally be used when the
PLL closed-loop bandwidth is wide
1
for fast-locking applications.
A wide loop filter does not attenuate the spurs to a level that a
narrow
2
loop bandwidth would. When this bit is set to [0, 0, 1],
the low noise and spur setting is enabled. Here, dither is disabled.
This optimizes the synthesizer to operate with improved noise
performance. However, the spurious performance is degraded in
this mode compared to lowest spurs setting. To improve noise
performance even further, another option is available that reduces
the phase noise. This is the lowest noise setting [1, 1, 1]. As well
as disabling the dither, it also ensures the charge pump is oper-
ating in an optimum region for noise performance. This setting is
extremely useful where a narrow loop filter bandwidth is available.
The synthesizer ensures extremely low noise and the filter attenu-
ates the spurs. The Typical Performance Characteristics (TPCs)
give the user an idea of the trade-off in a typical WCDMA setup
for the different noise and spur settings.
RF Counter Reset
DB3 is the RF counter reset bit for the ADF4251. When this is
1, the RF synthesizer counters are held in reset. For normal
operation, this bit should be 0.
RF Charge Pump Three-State
This bit puts the charge pump into three-state mode when pro-
grammed to a 1. It should be set to 0 for normal operation.
RF Power-Down
DB5 on the ADF4251 provides the programmable power-down
mode. Setting this bit to a 1 will perform a power-down on both
the RF and IF sections. Setting this bit to 0 will return the RF
and IF sections to normal operation. While in software power-
down, the part will retain all information in its registers. Only
when supplies are removed will the register contents be lost.
When a power-down is activated, the following events occur:
1. All active RF dc current paths are removed.
2. The RF synthesizer counters are forced to their load state
conditions.
3. The RF charge pump is forced into three-state mode.
4. The RF digital lock detect circuitry is reset.
5. The RF
IN
input is debiased.
6. The input register remains active and capable of loading and
latching data.
NOTES
1
Wide loop bandwidth is seen as a loop bandwidth greater than 1/10th of the
RF
channel step resolution (F
).
2
Narrow loop bandwidth is seen as a loop bandwidth less than 1/10th of the
RF
OUT
channel step resolution (F
RES
).
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4251BCP-REEL7 | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP-REEL7 | Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4360-3BCP | Integrated Synthesizer and VCO |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADF4251BCP-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Fractional-N/Integer-N Frequency Synthesizer |
| ADF4252BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:1000-2500MHZ FRAC-N PLL - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4252BCP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R |
| ADF4252BCP-REEL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 24-Pin LFCSP EP T/R |
發布緊急采購，3分鐘左右您將得到回復。