- 您現在的位置：買賣IC網 > PDF目錄373995 > ADM1041AARQZ-REEL7 (ANALOG DEVICES INC) Secondary-Side Controller with Current Share and Housekeeping PDF資料下載
參數資料
| 型號： | ADM1041AARQZ-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Secondary-Side Controller with Current Share and Housekeeping |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO24 |
| 封裝： | LEAD FREE, MO-137AE, QSOP-24 |
| 文件頁數： | 33/56頁 |
| 文件大小： | 991K |
| 代理商： | ADM1041AARQZ-REEL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
ADM1041A
SMBus PROTOCOLS FOR RAM AND EEPROM
The ADM1041A contains volatile registers (RAM) and
nonvolatile EEPROM. RAM occupies the address locations
from 00h to 7Fh, while EEPROM occupies the address locations
from 8000h to 813Fh.
Rev. 0 | Page 33 of 56
The SMBus specification defines several protocols for different
types of read and write operations. The protocols used in the
ADM1041A are described and illustrated in this section. The
following abbreviations are used in the diagrams:
S
Start
P
Stop
R
Read
W
Write
A
Acknowledge
A
No Acknowledge
The ADM1041A uses the following SMBus write protocols.
SMBus Erase EEPROM Page Operations
EEPROM memory can be written to only if it is effectively
unprogrammed. Before writing to one or more locations that
are already programmed, the page containing those locations
must be erased. EEPROM ERASE is performed by sending a
page erase command byte (A2h) followed by the page location
of the item to be erased. (There is no need to set an erase bit in
an EEPROM control/status register.)
The EEPROM consists of 16 pages of 32 bytes each; the register
default EEPROM consists of 1 page of 32 bytes starting at
8100h.
Table 7. EEPROM Page Layout
Page No.
EEPROM Location
1
8000h to 801Fh
2
8020h to 803Fh
3
8040h to 805Fh
4
8060h to 807Fh
5
8080h to 809Fh
6
80A0h to 80BFh
7
80C0h to 80DFh
8
80E0h to 80FFh
9
8100h to 811Fh
10
8120h to 813Fh
11
8140h to 815Fh
12
8160h to 817Fh
13
8180h to 819Fh
14
81A0h to 81BFh
15
81C0h to 81DFh
16
81E0h to 81FFh
Description
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
Configuration Boot Registers
ADI Registers
Available FRU
Available FRU
Available FRU
Available FRU
Available FRU
ADI Registers
The EEPROM page address consists of the EEPROM address
high byte, 80h for FRU or 81h for register default, and the three
MSBs of the low byte. The lower five bits of the EEPROM
address of the low byte are ignored during an erase operation.
ASLAVE
S
EEPROM
HIGH BYTE
(80h OR 81h)
ARBITRARY
DATA
EEPROM
LOW BYTE
(00h TO FFh)
COMMAND A2h
(PAGE ERASE)
W A
A P
A
A
7
A
10
8
11 12
9
2
1
6
4
3
5
0
Figure 28. EEPROM Page Erase Operation
Page erasure takes approximately 20 ms. If the EEPROM is
accessed before erasure is complete, the SMBus responds with
No Acknowledge.
Figure 29 shows the peak IDD supply current during an
EEPROM page erase operation. Decoupling capacitors of 10 μF
and 100 nF are recommended on V
DD
.
0
Figure 29. EEPROM Page Erase Peak I
DD
Current
SMBus Write Operations
Send Byte
In this operation, the master device sends a single command
byte to a slave device, as follows:
1.
2.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts ACK on SDA.
The master sends a command code.
The slave asserts ACK on SDA.
The master asserts a stop condition on SDA and the
transaction ends.
In the ADM1041A, the send byte protocol is used to write a
register address to RAM for a subsequent single-byte read from
the same address or block read or write starting at that address.
This is illustrated in Figure 30.
3.
4.
5.
6.
SLAVE
ADDRESS
S
RAM
ADDRESS
(00h TO 7Fh)
W A
A P
4
5
6
2
1
3
0
Figure 30. Setting a RAM Address for Subsequent Read
相關PDF資料 |
PDF描述 |
|---|---|
| ADM1052 | Precision Dual Voltage Regulator Controller |
| ADM1052JR | Precision Dual Voltage Regulator Controller |
| ADM1060 | DIP Socket; No. of Contacts:56; Pitch Spacing:0.07"; Row Spacing:0.6"; Terminal Type:PC Board; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes |
| ADM1060ARU | CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF |
| ADM1064 | Super Sequencer with Voltage Readback ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADM1041A-EVALZ | 功能描述:BOARD EVAL FOR ADM1041A RoHS:是 類別:編程器，開發系統 >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 標準包裝:1 系列:- 主要目的:DC/DC，步降 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩壓器拓撲結構:降壓 頻率 - 開關:250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND |
| ADM1041ARQ | 功能描述:IC PWR SUPP MON/LOAD SHAR 24QSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監視器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 應用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| ADM1041ARQ-2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADM1041ARQ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Secondary-Side Controller with Current Share and Housekeeping |
| ADM1041ARQ-REEL7 | 功能描述:IC PWR SUP MON/LOAD SHARE 24QSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監視器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 應用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。