欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADMC401-ADVEVALKIT
廠商: Analog Devices, Inc.
元件分類: 圓形連接器
英文描述: Circular Connector; No. of Contacts:5; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:10-5 RoHS Compliant: No
中文描述: 單芯片,基于DSP的高性能電機控制器
文件頁數: 40/60頁
文件大?。?/td> 417K
代理商: ADMC401-ADVEVALKIT
REV. B
ADMC401
–40–
edge on any of them will instantaneously shut down the PWM.
However, based on the particular PIO interrupt that is flagged,
the user can easily determine the source of the shutdown. This
permits the action of the interrupt service routines following a
PWM shutdown to be tailored to the particular fault that occurred.
On reset, all PIO lines are configured as PWM shutdown sources.
Because all PIO lines are also configured as inputs and have
internal pull-down resistors, any unconnected PIO lines will
cause a PWM shutdown. Therefore, prior to using the PWM
system of the ADMC401, it is imperative that the PIO stage be
correctly configured for the particular application.
PIO REGISTERS
The configuration of all registers associated with the PIO system
of the ADMC401 are shown at the end of the data sheet. Each
of the registers has a bit directly associated with one of the PIO
lines. For example, Bit 0 of all registers affects only the PIO0
line of the ADMC401.
EVENT TIMERS
OVERVIEW
The ADMC401 contains a dual channel event timer (capture)
unit (ETU) that may be used to accurately measure the elapsed
time between defined instants on a particular channel. The ETU
has two dedicated input pins, ETU0 and ETU1. The ETU
system contains a set of 16-bit data registers that are used to
store the value of the dedicated ETU timer on the occurrence of
defined events on the input pins. A configuration register is used
to define the nature of the events on each of the input pins. In
addition, a control register is used to initiate event capture on
the inputs. A status register may be read to determine the state
of the two capture channels. A dedicated ETU interrupt may be
generated upon completion of a capture sequence on either the
ETU0 or ETU1 channels. An event may be defined as either a
rising or falling edge on the associated ETU0 and ETU1 input
pins. Therefore, the ETU system can be used to compute the
frequency, period, duty cycle or on-time of signals applied at the
inputs. A block diagram of the ETU system of the ADMC401 is
shown in Figure 32.
ETUA0(15
0)
ETUB0(15
0)
ETUAA0(15
0)
ETUDIVIDE(15
0)
ETUTIME(15
0)
ETUCONFIG(7
0)
ETUCTRL(1
0)
ETUSTAT(1
0)
ETUA1(15
0)
ETUB1(15
0)
ETUAA1(15
0)
CAPTURE CHANNEL 0
ETU TIMER
EVENT
DETECTOR
EVENT
DETECTOR
CAPTURE CHANNEL 1
ETU0
ETU1
Figure 32. Functional Block Diagram of Event Timer Unit
of ADMC401
ETU EVENT DEFINITION
The ETU system of the ADMC401 contains a dedicated 16-bit
timer whose clock frequency may be programmed using the
ETUDIVIDE register. This register divides the CLKOUT
frequency to provide the clock signal for the ETU timer.
The clock frequency of the ETU timer may be expressed as
f
CLKOUT
/ETUDIVIDE and is common to both channels. At any
time, the contents of the ETU timer may be read in the 16-bit
read only ETUTIME register.
Two events are used to trigger the ETU, termed Event A and
Event B. By setting the appropriate bits of the ETUCONFIG
register, it is possible to define both events A and B as either
rising or falling edges on the appropriate pin. For example,
setting Bit 0 of the ETUCONFIG register defines Event A of
the ETU0 channel as a rising edge on the ETU0 pin. Similarly,
setting Bit 4 of the ETUCONFIG register defines Event A of
the ETU1 channel as a rising edge on the ETU1 pin. Event A
defines the start of the event capture sequence. Associated with
each ETU channel are three data registers, ETUA0, ETUB0
and ETUAA0 for ETU Channel 0 and ETUA1, ETUB1 and
ETUAA1 for ETU Channel 1. These data registers store the
ETU timer value on the occurrence of the first A event, the first
B event and the second A event, respectively. For example, for
ETU Channel 0, ETUA0 stores the timer value on the first
occurrence of Event A on the ETU0 pin, ETUB0 stores the
timer value on the first occurrence of Event B on the ETU0 pin
and ETUAA0 store the timer value on the second occurrence
of Event A on the ETU0 pin. Registers ETUA1, ETUB1 and
ETUAA1 perform the same function for events on ETU
Channel 1.
ETU INTERRUPT GENERATION
The completion of the event capture sequence can be defined as
either the occurrence of Event B or the second occurrence of
Event A by setting the appropriate bits of the ETUCONFIG
register. At the end of the capture sequence, the ETU generates
an interrupt. For example, if Bit 2 of the ETUCONFIG register
is set, ETU Channel 0 will generate an ETU interrupt on the
occurrence of Event B on the ETU0 pin. On the other hand, if
Bit 6 of the ETUCONFIG register is cleared, ETU Channel 1
will generate an ETU interrupt on the occurrence of the second
Event A on the ETU1 pin. Both ETU channels generate the
same interrupt to the DSP when capture is complete. If both
ETU channels are used simultaneously, the ETUSTAT register
can be polled to determine the status of both channels and
determine which caused the interrupt. If capture on ETU Chan-
nel 0 is complete, Bit 0 of the ETUSTAT register is set. Simi-
larly, if event capture on ETU Channel 1 is complete, Bit 1 of
the ETUSTAT register is set. Reading the ETUSTAT register
automatically clears all bits of the register.
ETU OPERATING MODES
The ETU channels of the ADMC401 can operate in two dis-
tinct modes; single shot and free-running. The particular mode
may be selected for ETU Channel 0 by programming Bit 3 of
the ETUCONFIG register and for ETU Channel 1 by program-
ming Bit 7 of the ETUCONFIG register. Setting these bits puts
the respective ETU channel in free-running mode while clearing
the bits enables the single-shot mode. In single-shot mode, upon
completion of the capture sequence and consequent generation
of the interrupt, further event capture is disabled until the inter-
rupt has been serviced and the appropriate bit of the ETUCTRL
register has been set. Setting Bit 0 of the ETUCTRL register
restarts the capture for ETU Channel 0, while Bit 1 restarts
capture for Channel 1. In the free-running mode, the bits of the
ETUCTRL register remain set and the ETU channel continues
to capture following the generation of the interrupt.
相關PDF資料
PDF描述
ADMC401-PB Single-Chip, DSP-Based High Performance Motor Controller
ADMCF340 DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
ADMCF340BST DashDSPTM 64-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
ADMCF340-EVALKIT Circular Connector; No. of Contacts:7; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:10-99 RoHS Compliant: No
ADMCF341 DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
相關代理商/技術參數
參數描述
ADMC401BST 制造商:Analog Devices 功能描述:DSP Motor Controller 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MOTOR CONTROLLER
ADMC401BSTZ 功能描述:IC DSP 8CH 12BIT MOTCTRL 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:電機控制 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADMC401BSTZKL1 制造商:Analog Devices 功能描述:
ADMC401-PB 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Chip, DSP-Based High Performance Motor Controller
ADMCF326 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead Flash Memory DSP Motor Controller
主站蜘蛛池模板: 沂水县| 林州市| 建湖县| 宣化县| 岗巴县| 宜春市| 大田县| 荆门市| 涿州市| 离岛区| 齐河县| 阜城县| 花垣县| 浮梁县| 合阳县| 清水县| 教育| 五大连池市| 延津县| 即墨市| 定兴县| 休宁县| 临汾市| 西贡区| 滁州市| 大厂| 凤阳县| 万山特区| 龙岩市| 昌图县| 綦江县| 延边| 普格县| 酉阳| 德钦县| 石城县| 鹿泉市| 光泽县| 双流县| 洮南市| 合阳县|