- 您現在的位置：買賣IC網 > PDF目錄374016 > ADMCF341-EVALKIT (Analog Devices, Inc.) DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End PDF資料下載
參數資料
| 型號： | ADMCF341-EVALKIT |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End |
| 中文描述： | DashDSP⑩28引腳閃存混合信號增強的DSP與模擬前端 |
| 文件頁數： | 19/36頁 |
| 文件大?。?/td> | 1106K |
| 代理商： | ADMCF341-EVALKIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
REV. 0
ADMCF341
–19–
100
10
1
1 10 100
C
N
TUNED I
CONST
DEFAULT I
CONST
Figure 14. Timing Capacitor Selection
Analog Front End
The main analog inputs of the ADMCF341 (I
SENSE
1 to I
SENSE
3)
are connected to the ADC converter through three front end
blocks. Figure 15 shows the block diagram of a single analog
front end.
SHA TIMER
REGISTER
SHA
STATE
MACHINE
M
OVERCURRENT
COMPARATOR
SHA TIMER
COUNTER
VOLTAGE (THIS IS NOT AVAILABLE EXTERNALLY ON THE ADMCF341)
CURRENT
PWMSYNC
CLOCKOUT
MODECTRL REGISTER
CHANNEL SELECTION (I
SENSE
/V)
ADC CONVERSION
STATUS BIT
(ADC REGISTER)
SHA
–2.5
VxL
(TO ADC)
TRIP
(TO
PWMTRIP
FILTER)
TRIP REF HIGH
TRIP REF LOW
Figure 15. Analog Front End Block Diagram
N–1
N
N+1
N+2
N+3
N+4
N+5
1 2
3 4
5 6
7 8
9 10
11 12
CYCLE
PWMSYNC
VC
SHA TIMER
COUNTER
SHA STATUS
I
SENSE
INPUT
ADC REGISTER
X T H T H H T H
DATA READY
SAMPLED ON
CYCLE N–2
INVALID
LSB = 1
DATA READY
SAMPLED ON
CYCLE N
INVALID
LSB = 1
DATA READY
SAMPLED ON
CYCLE N+2
DATA READY
SAMPLED ON
CYCLE N+4
S
S
S
S
T
SAMPLE
T
SAMPLE
T
SAMPLE
T
SAMPLE
TRACK
Figure 16. ADC Conversion Sequence of a Current Input
相關PDF資料 |
PDF描述 |
|---|---|
| ADN2811 | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2811ACP-CML | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2811ACP-CML-RL | OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812 | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP | Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD-MCX-RPSMAF | 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標準包裝:1 系列:* |
| AD-MD3FF | 制造商:Pan Pacific 功能描述: |
| AD-MD4FF | 制造商:Pan Pacific 功能描述: |
| AD-MD6F/D5M | 制造商:Pan Pacific 功能描述: |
| AD-MD6FF | 制造商:Pan Pacific 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。