- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374032 > ADSP-2100A (Analog Devices, Inc.) ADSP-2100 Family DSP Microcomputers PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2100A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ADSP-2100 Family DSP Microcomputers |
| 中文描述： | 的ADSP - 2100系列DSP的微機(jī) |
| 文件頁數(shù)： | 8/64頁 |
| 文件大小： | 668K |
| 代理商： | ADSP-2100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
ADSP-21xx
–8–
REV. B
A clock output signal (CLK OUT ) is generated by the processor,
synchronized to the processor’s internal cycles.
Reset
The RESET
signal initiates a complete reset of the ADSP-21xx.
T he
RESET
signal must be asserted when the chip is powered
up to assure proper initialization. If the
RESET
signal is applied
during initial power-up, it must be held long enough to allow
the processor’s internal clock to stabilize. If
RESET
is activated
at any time after power-up and the input clock frequency does
not change, the processor’s internal clock continues and does
not require this stabilization time.
T he power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid V
DD
is
applied to the processor and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 t
CK
cycles will ensure that the PLL has locked (this does
not, however, include the crystal oscillator start-up time).
During this power-up sequence the
RESET
signal should be
held low. On any subsequent resets, the
RESET
signal must
meet the minimum pulse width specification, t
RSP
.
T o generate the
RESET
signal, use either an RC circuit with an
external Schmidt trigger or a commercially available reset IC.
(Do not use only an RC circuit.)
T able IV. ADSP-21xx Pin Definitions
Pin
Name(s)
# of
Pins
Input /
Output
Function
Address
Data
1
14
24
O
I/O
Address outputs for program, data and boot memory.
Data I/O pins for program and data memories. Input only for
boot memory, with two MSBs used for boot memory addresses.
Unused data lines may be left floating.
Processor Reset Input
External Interrupt Request #2
External Bus Request Input
External Bus Grant Output
External Program Memory Select
External Data Memory Select
Boot Memory Select
External Memory Read Enable
External Memory Write Enable
Memory Map Select Input
External Clock or Quartz Crystal Input
Processor Clock Output
Power Supply Pins
Ground Pins
Serial Port 0 Pins
(TFS0, RFS0, DT0, DR0, SCLK0)
Serial Port 1 Pins
(TFS1, RFS1, DT1, DR1, SCLK1)
RESET
IRQ2
BR
2
BG
PMS
DMS
BMS
RD
WR
MMAP
CLK IN, X T AL
CLK OUT
V
DD
GND
SPORT 0
3
SPORT 1
or
Interrupts & Flags:
IRQ0
(RFS1)
IRQ1
(TFS1)
FI
(DR1)
FO
(DT1)
FL2–0
(ADSP-2111 Only)
Host Interface Port
(ADSP-2111 Only)
HSEL
HACK
HSIZE
BMODE
HMD0
HMD1
HRD
/HRW
HWR
/
HDS
HD15–0/HAD15-0
HA2/ALE
HA1–0/Unused
1
1
1
1
1
1
1
1
1
1
2
1
I
I
I
O
O
O
O
O
O
I
I
O
5
5
I/O
I/O
1
1
1
1
3
I
I
I
O
O
External Interrupt Request #0
External Interrupt Request #1
Flag Input Pin
Flag Output Pin
General Purpose Flag Output Pins
1
1
1
1
1
1
1
1
16
1
2
I
O
I
I
I
I
I
I
I/O
I
I
HIP Select Input
HIP Acknowledge Output
8/16-Bit Host Select
(0 = 16-Bit, 1 = 8-Bit)
Boot Mode Select
(0 = Standard EPROM Booting, 1 = HIP Booting)
Bus Strobe Select
(0 =
RD
/
WR
, 1 =
RW
/
DS
)
HIP Address/Data Mode Select
(0 = Separate, 1 = Multiplexed)
HIP Read Strobe
or
Read/Write Select
HIP Write Strobe
or
Host Data Strobe Select
HIP Data
or
HIP Data and Address
Host Address 2 Input
or
Address Latch Enable Input
Host Address 1 and 0 Inputs
NOT ES
1
Unused data bus lines may be left floating.
2
BR
must be tied high (to V
) if not used.
3
ADSP-2105 does not have SPORT 0. (SPORT 0 pins are No Connects on the ADSP-2105.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2101 | 16-Bit Fixed-Point DSP(16位定點(diǎn)型DSP) |
| ADSP-21060KB-160 | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060 | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060L | ADSP-2106x SHARC DSP Microcomputer Family |
| ADSP-21060LAB-160 | ADSP-2106x SHARC DSP Microcomputer Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2100AJG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AJP | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AKG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100AKP | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
| ADSP-2100ASG | 制造商:AD 制造商全稱:Analog Devices 功能描述:12.5 MIPS DSP Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。