- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374037 > ADSP-21020BG-100 (ANALOG DEVICES INC) 32/40-Bit IEEE Floating-Point DSP Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21020BG-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| 中文描述： | 48-BIT, 25 MHz, OTHER DSP, CPGA223 |
| 封裝： | CERAMIC, PGA-223 |
| 文件頁(yè)數(shù)： | 13/32頁(yè) |
| 文件大小： | 425K |
| 代理商： | ADSP-21020BG-100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
ADSP-21020
REV. C
–13–
TIMING PARAMETERS
General Notes
See Figure 15 on page 24 for voltage reference levels. Use the exact timing information given. Do not attempt to derive parameters
from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the
values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to
derive other specifications.
Clock Signal
K/B/T Grade
20 MHz
Min
K/B/T Grade
25 MHz
Min
B/T Grade
30 MHz
Min
K Grade
33.3 MHz
Min
Parameter
Max
Max
Max
Max
Unit
Timing Requirement:
t
CK
t
CKH
t
CKL
CLKIN Period
CLKIN Width High
CLKIN Width Low
50
10
10
150
40
10
10
150
33
10
10
150
30
10
10
150
ns
ns
ns
CLKIN
t
CKH
t
CKL
t
CK
Figure 3. Clock
Reset
K/B/T Grade K/B/T Grade
B/T Grade
K Grade
20 MHz
Min
25 MHz
Min
30 MHz
Min Max
33.3 MHz
Min Max
Frequency Dependency*
Min
Parameter
Max
Max
Max
Unit
Timing Requirement:
t
WRST1
RESET Width Low
t
SRST2
RESET Setup before CLKIN High 29
200
160
24
132
21
120
19
4t
CK
29 + DT/2
ns
ns
50
40
33
30
30
NOTES
DT = t
–50 ns
1
Applies after the power-up sequence is complete. At power up, the Internal Phase Locked Loop requires no more than 1000 CLKIN cycles while RESET is low,
assuming stable V
and CLKIN (not including clock oscillator start-up time).
2
Specification only applies in cases where multiple ADSP-21020 processors are required to execute in program counter lock-step (all processors start execution at
location 8 in the same cycle). See the Hardware Configuration chapter of the
ADSP-21020 User’s Manual
for reset sequence information.
CLKIN
t
WRST
t
SRST
RESET
Figure 4. Reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP2184 | 16 A SPDT MINIATURE POWER RELAY |
| ADSP2185 | DSP Microcomputer |
| ADSP2186 | DSP Microcomputer |
| ADT14 | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
| ADT14GP | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21020BG-120 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020BG-80 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-100 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-133 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-60 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。