- 您現在的位置：買賣IC網 > PDF目錄374037 > ADSP-21020BG-100 (ANALOG DEVICES INC) 32/40-Bit IEEE Floating-Point DSP Microprocessor PDF資料下載
參數資料
| 型號： | ADSP-21020BG-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| 中文描述： | 48-BIT, 25 MHz, OTHER DSP, CPGA223 |
| 封裝： | CERAMIC, PGA-223 |
| 文件頁數： | 6/32頁 |
| 文件大小： | 425K |
| 代理商： | ADSP-21020BG-100 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADSP-21020
REV. C
–6–
Pin
Name
Type
Function
DMPAGE
O
Data Memory Page Boundary. The ADSP-
21020 asserts this pin to signal that a data
memory page boundary has been crossed.
Memory pages must be defined in the
memory control registers.
Data Memory Three-State Control.
DMTS
places the data memory address, data,
selects, and strobes in a high-impedance
state. If
DMTS
is asserted while a DM
access is occurring, the processor will halt
and the memory access will not be
completed. DMACK must be asserted for
at least one cycle when
DMTS
is
deasserted to allow any pending memory
access to complete properly.
DMTS
should
only be asserted (low) during an active
memory access cycle.
External clock input to the ADSP-21020.
The instruction cycle rate is equal to
CLKIN. CLKIN may not be halted,
changed, or operated below the specified
frequency.
Sets the ADSP-21020 to a known state and
begins execution at the program memory
location specified by the hardware reset
vector (address). This input must be
asserted (low) at power-up.
Interrupt request lines; may be either edge
triggered or level-sensitive.
I/O/A External Flags. Each is configured via
control bits as either an input or output. As
an input, it can be tested as a condition. As
an output, it can be used to signal external
peripherals.
I/A
Bus Request. Used by an external device to
request control of the memory interface.
When
BR
is asserted, the processor halts
execution after completion of the current
cycle, places all memory data, addresses,
selects, and strobes in a high-impedance
state, and asserts
BG
. The processor
continues normal operation when
BR
is
released.
O
Bus Grant. Acknowledges a bus request
(
BR
), indicating that the external device
may take control of the memory interface.
BG
is asserted (held low) until
BR
is
released.
O
Timer Expired. Asserted for four cycles
when the value of TCOUNT is
decremented to zero.
Compensation Resistor input. Controls
compensated output buffers. Connect
RCOMP through a 1.8 k
±
15% resistor
to EVDD. Use of a capacitor (approxi-
mately 100 pF), placed in parallel with the
1.8 k
resistor is recommended.
P
Power supply (for output drivers),
nominally +5 V dc (10 pins).
G
Power supply return (for output drivers);
(16 pins).
DMTS
I/S
CLKIIN
I
RESET
I/A
IRQ
3–0
I/A
FLAG
3–0
BR
BG
TIMEXP
RCOMP
EVDD
EGND
Pin
Name
Type
Function
IVDD
P
Power supply (for internal circuitry),
nominally +5 V dc (4 pins).
Power supply return (for internal circuitry); (7
pins).
Test Clock. Provides an asynchronous clock
for JTAG boundary scan.
Test Mode Select. Used to control the test
state machine. TMS has a 20 k
internal
pullup resistor.
Test Data Input. Provides serial data for the
boundary scan logic. TDI has a 20 k
internal
pullup resistor.
Test Data Output. Serial scan output of the
boundary scan path.
Test Reset. Resets the test state machine.
TRST
must be asserted (pulsed low) after
power-up or held low for proper operation of
the ADSP-21020.
TRST
has a 20 k
internal
pullup resistor.
No Connect. No Connects are reserved pins
that must be left open and unconnected.
IGND
G
TCK
I
TMS
I/S
TDI
VS
TDO
O
TRST
I/A
NC
INSTRUCTION SET SUMMARY
The ADSP-21020 instruction set provides a wide variety of
programming capabilities. Every instruction assembles into a
single word and can execute in a single processor cycle.
Multifunction instructions enable simultaneous multiplier and
ALU operations, as well as computations executed in parallel
with data transfers. The addressing power of the ADSP-21020
gives you flexibility in moving data both internally and
externally. The ADSP-21020 assembly language uses an
algebraic syntax for ease of coding and readability.
The instruction types are grouped into four categories:
Compute and Move or Modify
Program Flow Control
Immediate Move
Miscellaneous
The instruction types are numbered; there are 22 types. Some
instructions have more than one syntactical form; for example,
Instruction 4 has four distinct forms. The instruction number
itself has no bearing on programming, but corresponds to the
opcode recognized by the ADSP-21020 device.
Because of the width and orthogonality of the instruction word,
there are many possible instructions. For example, the ALU
supports 21 fixed-point operations and 24 floating-point
operations; each of these operations can be the compute portion
of an instruction.
The following pages provide an overview and summary of the
ADSP-21020 instruction set. For complete information, see the
ADSP-21020 User’s Manual
. For additional reference informa-
tion, see the
ADSP-21020 Programmer’s Quick Reference
.
This section also contains several reference tables for using the
instruction set.
Table I describes the notation and abbreviations used.
Table II lists all condition and termination code mnemonics.
Table III lists all register mnemonics.
Tables IV through VII list the syntax for all compute
(ALU, multiplier, shifter or multifunction) operations.
Table VIII lists interrupts and their vector addresses.
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP2184 | 16 A SPDT MINIATURE POWER RELAY |
| ADSP2185 | DSP Microcomputer |
| ADSP2186 | DSP Microcomputer |
| ADT14 | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
| ADT14GP | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21020BG-120 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020BG-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-100 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-133 | 制造商:AD 制造商全稱:Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-60 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。