- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374032 > ADSP-21065LKS-240 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | ADSP-21065LKS-240 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 32-BIT, 33.33 MHz, OTHER DSP, PQFP208 |
| 封裝： | MS-029FA-1, MQFP-208 |
| 文件頁數(shù)： | 17/44頁 |
| 文件大小： | 331K |
| 代理商： | ADSP-21065LKS-240 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. B
ADSP-21065L
–17–
Memory Write—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN.
These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching char-
acteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these tim-
ing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin
timing requirements as described in the note below.
Parameter
Min
Max
Units
Timing Requirements:
t
DAAK
t
DSAK
ACK Delay from Address
1, 2
ACK Delay from
WR
Low
1
24.0 + 30 DT + W
19.5 + 24 DT + W
ns
ns
Switching Characteristics:
t
DAWH
t
DAWL
t
WW
t
DDWH
t
DWHA
t
DATRWH
t
WWR
t
WRDGL
t
DDWR
t
WDE
Address, Selects to
WR
Deasserted
2
Address, Selects to
WR
Low
2
WR
Pulsewidth
Data Setup Before
WR
High
Address Hold After
WR
Deasserted
Data Disable After
WR
Deasserted
3
WR
High to
WR
,
RD
Low
WR
High to
DMAG
x Low
Data Disable Before
WR
or
RD
Low
WR
Low to Data Enabled
29.0 + 31 DT + W
3.5 + 6 DT
24.5 + 25 DT + W
15.5 + 19 DT + W
0.0 + 1 DT + H
1.0 + 1 DT + H
4.5 + 7 DT + H
11.0 + 13 DT + H
3.5 + 6 DT + I
4.5 + 6 DT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.0 + 1 DT + H
W = (number of wait states specified in WAIT register)
×
t
CK
.
H = t
CK
(if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
I = t
CK
(if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
NOTES
1
ACK is not sampled on external memory accesses that use the
Internal
wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be
valid by t
or t
or synchronous specification t
for wait state modes
External
,
Either
, or
Both
(
Both
, if the internal wait state is zero). For the second and
subsequent cycles of a wait stated external memory access, synchronous specifications t
SACKC
and t
HACKC
must be met for wait state modes
External
,
Either
, or
Both
(
Both
, after internal wait states have completed).
2
The falling edge of
MS
x,
SW
, and
BMS
is referenced.
3
See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
RD
ACK
DATA
WR
ADDRESS
MSx
,
SW
BMS
t
DAWL
t
WW
t
DAAK
t
WWR
t
WDE
t
DDWR
t
DWHA
t
DDWH
t
DAWH
t
DSAK
DMAG
t
DATRWH
t
WRDGL
Figure 12. Memory Write—Bus Master
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21065LKS-264 | DSP Microcomputer |
| ADSP-21065LCS-240 | DSP Microcomputer |
| ADSP-21065 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21065L | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21065LKCA-240 | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21065LKS-264 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 66MHz 66MIPS 208-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:ADSP-21065L 66 MHZ COMMERCIAL GRADE - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NS)) |
| ADSP-21065LKSZ-240 | 功能描述:IC DSP CONTROLLR 544KBIT 208MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21065LKSZ-264 | 功能描述:IC DSP CONTROLL 544KBIT 208-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2106X | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family |
| ADSP-2109 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。