欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21364SBBCZENG
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: LEAD FREE, MO-205AE, MBGA-136
文件頁數: 1/52頁
文件大?。?/td> 853K
代理商: ADSP-21364SBBCZENG
a
Preliminary Technical Data
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
SHARC
Processor
ADSP-21364
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel:781.329.4700
Fax:781.326.8703
www.analog.com
SUMMARY
High performance 32-bit/40-bit floating point processor
optimized for professional audio processing
At 333 MHz/2 GFLOPs, with unique audio centric peripherals
such as the Digital Audio Interface that includes a high-
precision 8-channel asynchronous sample rate converter
among others, the ADSP-21364 SHARC processor is ideal
for applications that require industry leading equalization,
reverberation and other effects processing
Single-Instruction Multiple-Data (SIMD) computational
architecture
Two 32-bit IEEE floating-point/32-bit fixed-point/40-bit
extended precision floating-point computational units,
each with a multiplier, ALU, shifter, and register file
On-chip memory—3M bit of on-chip SRAM and a dedicated
4M bit of on-chip mask-programmable ROM
Code compatible with all other members of the SHARC family
The ADSP-21364 is available with a 333 MHz core instruction
rate and unique audio centric peripherals such as the Digi-
tal Audio Interface, S/PDIF transceiver, serial ports, 8-
channel asynchronous sample rate converter, precision
clock generators and more. For complete ordering infor-
mation, see
Ordering Guide on Page52
Figure 1. Functional Block Diagram – Processor Core
ADDR
DATA
IOD
ADDR
DATA
IOA
ADDR
DATA
IOA
SRAM
1M BIT
ROM
2M BIT
SRAM
0.5M BIT
BLOCK 0
BLOCK 1
BLOCK 2
BLOCK 3
ADDR
DATA
IOA
IOP REGISTERS
(MEMORY MAPPED)
SEE “ADSP-21364 MEMORY
AND I/O INTERFACE FEATURES”
SECTION FOR DETAILS
I/O PROCESSOR
AND PERIPHERALS
6
JTAG TEST & EMULATION
32
PM ADDRESS BUS
DM ADDRESS BUS
32
PM DATA BUS
DM DATA BUS
64
64
PX REGISTER
PROCESSING
ELEMENT
(PEY)
PROCESSING
ELEMENT
(PEX)
TIMER
INSTRUCTION
CACHE
32 X 48-BIT
DAG1
8X4X32
DAG2
8X4X32
CORE PROCESSOR
PROGRAM
SEQUENCER
SRAM
1M BIT
ROM
2M BIT
SIGNAL
ROUTING
UNIT
SRAM
0.5M BIT
4 BLOCKS OF ON-CHIP MEMORY
IOD
IOA
IOD
IOD
SPI
SPORTS
IDP
PCG
TIMERS
SRC
SPDIF
S
相關PDF資料
PDF描述
ADSP-21364SBSQ-ENG SHARC Processor
ADSP-21364SBSQZENG SHARC Processor
ADSP-21364SCSQ-ENG SHARC Processor
ADSP-21364SCSQZENG SHARC Processor
ADSP-21364SKBC-ENG SHARC Processor
相關代理商/技術參數
參數描述
ADSP-21364SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21364SKBC-ENG 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 苗栗县| 东乌| 土默特右旗| 清镇市| 通榆县| 彭泽县| 高安市| 沙田区| 蚌埠市| 榆林市| 安阳县| 利辛县| 万盛区| 桂东县| 崇明县| 西贡区| 津南区| 澄迈县| 依安县| 千阳县| 滁州市| 临西县| 县级市| 洛扎县| 余姚市| 濉溪县| 砚山县| 昆山市| 蚌埠市| 增城市| 甘泉县| 隆昌县| 卫辉市| 宜阳县| 南雄市| 韩城市| 塔城市| 昔阳县| 宜昌市| 海口市| 鹤峰县|