- 您現在的位置：買賣IC網 > PDF目錄374033 > ADSP-21364SBBCZENG (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數資料
| 型號： | ADSP-21364SBBCZENG |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PBGA136 |
| 封裝： | LEAD FREE, MO-205AE, MBGA-136 |
| 文件頁數： | 5/52頁 |
| 文件大?。?/td> | 853K |
| 代理商： | ADSP-21364SBBCZENG |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADSP-21364
Preliminary Technical Data
Rev. PrB
|
Page 5 of 52
|
September 2004
signal processing, and are commonly used in digital filters and
Fourier transforms. The two DAGs of the ADSP-21364 contain
sufficient registers to allow the creation of up to 32 circular buff-
ers (16 primary register sets, 16 secondary). The DAGs
automatically handle address pointer wraparound, reduce over-
head, increase performance, and simplify implementation.
Circular buffers can start and end at any memory location.
Flexible Instruction Set
The 48-bit instruction word accommodates a variety of parallel
operations, for concise programming. For example, the
ADSP-21364 can conditionally execute a multiply, an add, and a
subtract in both processing elements while branching and fetch-
ing up to four 32-bit values from memory—all in a single
instruction.
ADSP-21364 MEMORY AND I/O INTERFACE
FEATURES
The ADSP-21364 adds the following architectural features to
the SIMD SHARC family core.
On-Chip Memory
The ADSP-21364 contains three megabits of internal SRAM.
Each block can be configured for different combinations of code
and data storage (see
Table 2 on Page 5
). Each memory block
supports single-cycle, independent accesses by the core proces-
sor and I/O processor. The ADSP-21364 memory architecture,
in combination with its separate on-chip buses, allow two data
transfers from the core and one from the I/O processor, in a sin-
gle cycle.
The ADSP-21364’s, SRAM can be configured as a maximum of
96K words of 32-bit data, 192K words of 16-bit data, 64K words
of 48-bit instructions (or 40-bit data), or combinations of differ-
ent word sizes up to three megabits. All of the memory can be
accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit float-
ing-point storage format is supported that effectively doubles
the amount of data that may be stored on-chip. Conversion
between the 32-bit floating-point and 16-bit floating-point for-
mats is performed in a single instruction. While each memory
block can store combinations of code and data, accesses are
most efficient when one block stores data using the DM bus for
transfers, and the other block stores instructions and data using
the PM bus for transfers.
Table 2. ADSP-21364 Internal Memory Space
IOP Registers 0x0000 0000 – 0003 FFFF
Long Word (64 bits)
Extended Precision Normal or
Instruction Word (48 bits)
Normal Word (32 bits)
Short Word (16 bits)
BLOCK 0 ROM
0x0004 0000– 0x0004 7FFF
BLOCK 0 ROM
0x0008 0000–0x0008 AAAA
BLOCK 0 ROM
0x0008 0000– 0x0008 FFFF
BLOCK 0 ROM
0x0010 0000–0x0011 FFFF
Reserved
0x0004 8000–0x0004 BFFF
Reserved
0x0009 0000–0x0009 7FFF
Reserved
0x0012 0000–0x0012 FFFF
BLOCK 0 RAM
0x0004 C000–0x0004 FFFF
BLOCK 0 RAM
0x0009 0000–0x0009 5555
BLOCK 0 RAM
0x0009 8000–0x0009 FFFF
BLOCK 0 RAM
0x0013 0000–0x0013 FFFF
BLOCK 1 ROM
0x0005 0000–0x0005 7FFF
BLOCK 1 ROM
0x000A 0000–0x000A AAAA
BLOCK 1 ROM
0x000A 0000– 0x000A FFFF
BLOCK 1 ROM
0x0014 0000–0x0015 FFFF
Reserved
0x0005 8000–0x0005 BFFF
Reserved
0x000B 0000–0x000B 7FFF
Reserved
0x0016 0000–0x0016 FFFF
BLOCK 1 RAM
0x0005 C000–0x0005 FFFF
BLOCK 1 RAM
0x000B 0000–0x000B 5555
BLOCK 1 RAM
0x000B 8000–0x000B FFFF
BLOCK 1 RAM
0x0017 0000–0x0017 FFFF
BLOCK 2 RAM
0x0006 0000–0x0006 1FFF
BLOCK 2 RAM
0x000C 0000–0x000C 2AAA
BLOCK 2 RAM
0x000C 0000–0x000C 3FFF
BLOCK 2 RAM
0x0018 0000–0x0018 7FFF
Reserved
0x0006 2000–0x0006 FFFF
Reserved
0x000C 4000– 0x000D FFFF
Reserved
0x0018 8000–0x001B FFFF
BLOCK 3 RAM
0x0007 0000–0x0007 1FFF
BLOCK 3 RAM
0x000E 0000–0x000E 2AAA
BLOCK 3 RAM
0x000E 0000–0x000E 3FFF
BLOCK 3 RAM
0x001C 0000–0x001C 7FFF
Reserved
0x0007 2000–0x0007 FFFF
Reserved
0x000E 4000–0x000F FFFF
Reserved
0x001C 8000–0x001F FFFF
Reserved
0x0020 0000–0xFFFF FFFF
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21364SBSQ-ENG | SHARC Processor |
| ADSP-21364SBSQZENG | SHARC Processor |
| ADSP-21364SCSQ-ENG | SHARC Processor |
| ADSP-21364SCSQZENG | SHARC Processor |
| ADSP-21364SKBC-ENG | SHARC Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21364SBSQ-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SBSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SCSQ-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SCSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21364SKBC-ENG | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。