欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ADSP-21365SCSQ-ENG
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號(hào)處理
英文描述： SHARC Processor
中文描述： 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝： MS-026BFB-HD, HSLQFP-144
文件頁(yè)數(shù)： 13/54頁(yè)
文件大小： 559K
代理商： ADSP-21365SCSQ-ENG
ADSP-21365/6
Preliminary Technical Data
Rev. PrA
|
Page 13 of 54
|
September 2004
CLKIN
I
Input only
Local Clock In
. Used in conjunction with XTAL. CLKIN is the ADSP-21365/6 clock input.
It configures the ADSP-21365/6 to use either its internal clock generator or an external
clock source. Connecting the necessary components to CLKIN and XTAL enables the
internal clock generator. Connecting the external clock to CLKIN while leaving XTAL
unconnected configures the ADSP-21365/6 to use the external clock source such as
an external clock oscillator. The core is clocked either by the PLL output or this clock
input depending on the CLKCFG1–0 pin settings. CLKIN may not be halted, changed,
or operated below the specified frequency.
Crystal Oscillator Terminal
. Used in conjunction with CLKIN to drive an external
crystal.
Core/CLKIN Ratio Control
. These pins set the start up clock frequency. See
Table 7
for a description of the clock configuration modes.
Note that the operating frequency can be changed by programming the PLL multiplier
and divider in the PMCTL register at any time after the core comes out of reset.
Local Clock Out/ Reset Out
. Drives out the core reset signal to an external device.
CLKOUT can also be configured as a reset out pin.The functionality can be switched
between the PLL output clock and reset out by setting bit 12 of the PMCTREG register.
The default is reset out.
Processor Reset
. Resets the ADSP-21365/6 to a known state. Upon deassertion, there
is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins
program execution from the hardware reset vector address. The RESET input must be
asserted (low) at power-up.
Test Clock (JTAG)
. Provides a clock for JTAG boundary scan. TCK must be asserted
(pulsed low) after power-up or held low for proper operation of the ADSP-21365/6.
Test Mode Select (JTAG)
. Used to control the test state machine. TMS has a 22.5 k
internal pullup resistor.
Test Data Input (JTAG)
. Provides serial data for the boundary scan logic. TDI has a
22.5 k
internal pullup resistor.
Test Data Output (JTAG)
. Serial scan output of the boundary scan path.
Test Reset (JTAG)
. Resets the test state machine. TRST must be asserted (pulsed low)
after power-up or held low for proper operation of the ADSP-21365/6. TRST has a
22.5 k
internal pullup resistor.
Emulation Status
. Must be connected to the ADSP-21365/6 Analog Devices DSP
Tools product line of JTAG emulators target board connector only. EMU has a 22.5 k
internal pullup resistor.
Core Power Supply
. Nominally +1.2 V dc and supplies the processor’s core
(13 pins on the Mini-BGA package, 32 pins on the LQFP package).
I/O Power Supply
. Nominally +3.3 V dc. (6 pins on the Mini-BGA package, 10 pins on
the LQFP package).
Analog Power Supply
. Nominally +1.2 V dc and supplies the processor’s internal PLL
(clock generator). This pin has the same specifications as V
DDINT
, except that added
filtering circuitry is required.
For more information, see Power Supplies on page 8.
Analog Power Supply Return
.
Power Supply Return
.
(54 pins on the Mini-BGA package, 39 pins on the LQFP
package).
XTAL
O
Output only
2
CLKCFG1–0
I
Input only
RSTOUT/CLKOUT O
Output only
RESET
I/A
Input only
TCK
I
Input only
3
TMS
I/S
(pu)
I/S
(pu)
O
I/A
(pu)
Three-state with
pullup enabled
Three-state with
pullup enabled
Three-state
4
Three-state with
pullup enabled
TDI
TDO
TRST
EMU
O (O/D)
(pu)
Three-state with
pullup enabled
V
DDINT
P
V
DDEXT
P
A
VDD
P
A
VSS
GND
G
G
1
RD, WR, and ALE are three-stated (and not driven) only when RESET is active.
2
Output only is a three-state driver with its output path always enabled.
3
Input only is a three-state driver with both output path and pullup disabled.
4
Three-state is a three-state driver with pullup disabled.
Table 3. Pin Descriptions (Continued)
Pin
Type
State During and
After Reset
Function
相關(guān)PDF資料
PDF描述
ADSP-21365SCSQZENG SHARC Processor
ADSP-21366SKSQZENG SHARC Processor
ADSP-21365SKSQ-ENG SHARC Processor
ADSP-21366SBSQ-ENG SHARC Processor
ADSP-21366SCSQ-ENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21365SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 榆林市| 托里县| 绍兴市| 寿阳县| 宁津县| 临朐县| 新密市| 陇南市| 若尔盖县| 锦屏县| 通山县| 泽普县| 开江县| 武夷山市| 南平市| 靖远县| 凤山县| 铁岭县| 张家界市| 博兴县| 镇坪县| 文水县| 泾川县| 澎湖县| 屯门区| 保德县| 景东| 呼玛县| 石渠县| 江达县| 施甸县| 渝北区| 三亚市| 阜南县| 太仆寺旗| 轮台县| 青川县| 景德镇市| 高碑店市| 民乐县| 镶黄旗|