欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21365SCSQ-ENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: MS-026BFB-HD, HSLQFP-144
文件頁(yè)數(shù): 38/54頁(yè)
文件大小: 559K
代理商: ADSP-21365SCSQ-ENG
Rev. PrA
|
Page 38 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
SPDIF Receiver
The following sections describe timing as it relates to the SPDIF
receiver.
Internal Digital PLL Mode
In internal Digital Phase-locked Loop mode the internal PLL
(Digital PLL) generates the 512
×
Fs clock.
Table 34. SPDIF Receiver Internal Digital PLL Mode Timing
Parameter
Switching Characteristics
t
DFSI
t
HOFSI
t
DDTI
t
HDTI
t
SCLKIW
1
t
CCLK
1
SCLK frequency is 64 x FS where FS = the frequency of LRCLK.
Min
Max
Unit
LRCLK Delay After SCLK
LRCLK Hold After SCLK
Transmit Data Delay After SCLK
Transmit Data Hold After SCLK
Transmit SCLK Width
Core Clock Period
5
ns
ns
ns
ns
ns
ns
–2
5
–2
40
5
Figure 31. SPDIF Receiver Internal Digital PLL Mode Timing
DRIVE EDGE
SAMPLE EDGE
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
t
SCLKIW
t
DFSI
t
DDTI
t
HOFSI
t
HDTI
t
SFSI
t
HFSI
相關(guān)PDF資料
PDF描述
ADSP-21365SCSQZENG SHARC Processor
ADSP-21366SKSQZENG SHARC Processor
ADSP-21365SKSQ-ENG SHARC Processor
ADSP-21366SBSQ-ENG SHARC Processor
ADSP-21366SCSQ-ENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21365SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21365SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
主站蜘蛛池模板: 平泉县| 兰坪| 湖南省| 淮阳县| 郴州市| 波密县| 遂宁市| 清新县| 福建省| 响水县| 扶风县| 永顺县| 安康市| 梧州市| 两当县| 邵武市| 阿坝| 岳池县| 宽甸| 岳普湖县| 礼泉县| 裕民县| 黄大仙区| 岚皋县| 九寨沟县| 酉阳| 禄劝| 巩义市| 阿坝| 丹东市| 齐齐哈尔市| 五常市| 射阳县| 杂多县| 浠水县| 大同县| 玉溪市| 治县。| 吉安县| 乌兰浩特市| 香港 |