- 您現在的位置：買賣IC網 > PDF目錄374033 > ADSP-21366SCSQ-ENG (ANALOG DEVICES INC) SHARC Processor PDF資料下載
參數資料
| 型號： | ADSP-21366SCSQ-ENG |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | SHARC Processor |
| 中文描述： | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
| 封裝： | MS-026BFB-HD, HSLQFP-144 |
| 文件頁數： | 14/54頁 |
| 文件大小： | 559K |
| 代理商： | ADSP-21366SCSQ-ENG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Rev. PrA
|
Page 14 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
ADDRESS DATA PINS AS FLAGS
To use these pins as flags (FLAGS15–0) set (=1) bit 20 of the
SYSCTL register to disable the parallel port. Then set (=1) bits
22 to 25 in the SYSCTL register accordingly.
ADDRESS DATA MODES
The following table shows the functionality of the AD pins for
8-bit and 16-bit transfers to the parallel port. For 8-bit data
transfers, ALE latches address bits A23–A8 when asserted, fol-
lowed by address bits A7–A0 and data bits D7–D0 when
deasserted. For 16-bit data transfers, ALE latches address bits
A15–A0 when asserted, followed by data bits D15–D0 when
deasserted.
BOOT MODES
CORE INSTRUCTION RATE TO CLKIN RATIO MODES
For details on processor timing, see
Timing Specifications
and
Figure 5
on page 17
.
Table 4. AD15–0 to Flag Pin Mapping
AD Pin
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
Flag Pin
FLAG8
FLAG9
FLAG10
FLAG11
FLAG12
FLAG13
FLAG14
FLAG15
AD Pin
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
Flag Pin
FLAG0
FLAG1
FLAG2
FLAG3
FLAG4
FLAG5
FLAG6
FLAG7
Table 5. Address/ Data Mode Selection
EP Data
Mode
8-bit
8-bit
16-bit
16-bit
ALE
AD7–0
Function
A15–8
D7–0
A7–0
D7–0
AD15–8
Function
A23–16
A7–0
A15–8
D15–8
Asserted
Deasserted
Asserted
Deasserted
Table 6. Boot Mode Selection
BOOTCFG1–0
00
01
10
Booting Mode
SPI Slave Boot
SPI Master Boot
Parallel Port boot via EPROM
Table 7. Core Instruction Rate/ CLKIN Ratio Selection
CLKCFG1–0
00
01
10
Core to CLKIN Ratio
6:1
32:1
16:1
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21366 | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21366SKBC-ENG | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21365 | SHARC Processor |
| ADSP-21365SBBC-ENG | SHARC Processor |
| ADSP-21365SBBCZENG | SHARC Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21366SCSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21366SKBC-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21366SKBCZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21366SKSQ-ENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21366SKSQZENG | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發布緊急采購，3分鐘左右您將得到回復。