欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21366SCSQ-ENG
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: MS-026BFB-HD, HSLQFP-144
文件頁數: 38/54頁
文件大小: 559K
代理商: ADSP-21366SCSQ-ENG
Rev. PrA
|
Page 38 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
SPDIF Receiver
The following sections describe timing as it relates to the SPDIF
receiver.
Internal Digital PLL Mode
In internal Digital Phase-locked Loop mode the internal PLL
(Digital PLL) generates the 512
×
Fs clock.
Table 34. SPDIF Receiver Internal Digital PLL Mode Timing
Parameter
Switching Characteristics
t
DFSI
t
HOFSI
t
DDTI
t
HDTI
t
SCLKIW
1
t
CCLK
1
SCLK frequency is 64 x FS where FS = the frequency of LRCLK.
Min
Max
Unit
LRCLK Delay After SCLK
LRCLK Hold After SCLK
Transmit Data Delay After SCLK
Transmit Data Hold After SCLK
Transmit SCLK Width
Core Clock Period
5
ns
ns
ns
ns
ns
ns
–2
5
–2
40
5
Figure 31. SPDIF Receiver Internal Digital PLL Mode Timing
DRIVE EDGE
SAMPLE EDGE
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
t
SCLKIW
t
DFSI
t
DDTI
t
HOFSI
t
HDTI
t
SFSI
t
HFSI
相關PDF資料
PDF描述
ADSP-21366 Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21366SKBC-ENG Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21365 SHARC Processor
ADSP-21365SBBC-ENG SHARC Processor
ADSP-21365SBBCZENG SHARC Processor
相關代理商/技術參數
參數描述
ADSP-21366SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
主站蜘蛛池模板: 郑州市| 寿宁县| 新野县| 淄博市| 烟台市| 板桥市| 宝山区| 岳阳县| 饶河县| 阳信县| 蕲春县| 张家口市| 宿迁市| 拉萨市| 济南市| 左贡县| 绥化市| 彰化县| 灵石县| 赤壁市| 南雄市| 灵武市| 湖口县| 胶南市| 郸城县| 扶沟县| 新化县| 河北区| 博爱县| 华容县| 绵阳市| 三原县| 辛集市| 洱源县| 普宁市| 繁昌县| 嘉义市| 上犹县| 云阳县| 泰州市| 开远市|