欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ADSP-21366SCSQ-ENG
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號(hào)處理
英文描述： SHARC Processor
中文描述： 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝： MS-026BFB-HD, HSLQFP-144
文件頁(yè)數(shù)： 17/54頁(yè)
文件大?。?/td> 559K
代理商： ADSP-21366SCSQ-ENG
ADSP-21365/6
Preliminary Technical Data
Rev. PrA
|
Page 17 of 54
|
September 2004
(PLL). This PLL-based clocking minimizes the skew between
the system clock (CLKIN) signal and the processor’s internal
clock (the clock source for the parallel port logic and I/O pads).
Note the definitions of various clock periods that are a function
of CLKIN and the appropriate ratio control (
Table 8
).
Figure 5
shows Core to CLKIN ratios of 6:1, 16:1 and 32:1 with
external oscillator or crystal. Note that more ratios are possible
and can be set through software using the power management
control register (PMCTL). For more information, see the
ADSP-
2136x SHARC Processor Programming Reference
.
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 38 on page 43
under Test Conditions for voltage refer-
ence levels.
Switching Characteristics
specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements
apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Table 8. ADSP-21365/6 CLKOUT and CCLK Clock
Generation Operation
Timing
Requirements
CLKIN
CCLK
Description
Calculation
Input Clock
Core Clock
1/t
CK
1/t
CCLK
Table 9. Clock Periods
Timing
Requirements
t
CK
t
CCLK
t
PCLK
t
SCLK
t
SPICLK
Description
1
1
where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT
CLKDIV)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPIBAUD register)
DAI_Px = Serial Port Clock
SPICLK = SPI Clock
CLKIN Clock Period
(Processor) Core Clock Period
(Peripheral) Clock Period = 2 × t
CCLK
Serial Port Clock Period = (t
PCLK
) × SR
SPI Clock Period = (t
PCLK
) × SPIR
Figure 5. Core Clock and System Clock Relationship to CLKIN
CLKIN
CCLK
(CORECLOCK)
PLLILCLK
XTAL
XTAL
OSC
PLL
6:1, 16:1,
32:1
CLKOUT
CLK-CFG[1:0]
相關(guān)PDF資料
PDF描述
ADSP-21366 Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21366SKBC-ENG Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21365 SHARC Processor
ADSP-21365SBBC-ENG SHARC Processor
ADSP-21365SBBCZENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21366SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366SKSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 喜德县| 澄城县| 北宁市| 德兴市| 遵化市| 浏阳市| 广州市| 囊谦县| 兰州市| 六枝特区| 巴塘县| 富宁县| 常山县| 门源| 临洮县| 舞钢市| 金坛市| 九寨沟县| 铁岭县| 昭平县| 新竹县| 襄樊市| 台北县| 庆安县| 荣昌县| 永登县| 武山县| 宁化县| 京山县| 中山市| 于田县| 崇文区| 双鸭山市| 东海县| 栾川县| 濉溪县| 四子王旗| 江源县| 洛扎县| 平顺县| 彰化县|