欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-21366SKSQZENG
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PQFP144
封裝: LEAD FREE, MS-026BFB-HD, HSLQFP-144
文件頁數: 17/54頁
文件大小: 559K
代理商: ADSP-21366SKSQZENG
ADSP-21365/6
Preliminary Technical Data
Rev. PrA
|
Page 17 of 54
|
September 2004
(PLL). This PLL-based clocking minimizes the skew between
the system clock (CLKIN) signal and the processor’s internal
clock (the clock source for the parallel port logic and I/O pads).
Note the definitions of various clock periods that are a function
of CLKIN and the appropriate ratio control (
Table 8
).
Figure 5
shows Core to CLKIN ratios of 6:1, 16:1 and 32:1 with
external oscillator or crystal. Note that more ratios are possible
and can be set through software using the power management
control register (PMCTL). For more information, see the
ADSP-
2136x SHARC Processor Programming Reference
.
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 38 on page 43
under Test Conditions for voltage refer-
ence levels.
Switching Characteristics
specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements
apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Table 8. ADSP-21365/6 CLKOUT and CCLK Clock
Generation Operation
Timing
Requirements
CLKIN
CCLK
Description
Calculation
Input Clock
Core Clock
1/t
CK
1/t
CCLK
Table 9. Clock Periods
Timing
Requirements
t
CK
t
CCLK
t
PCLK
t
SCLK
t
SPICLK
Description
1
1
where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT
CLKDIV)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPIBAUD register)
DAI_Px = Serial Port Clock
SPICLK = SPI Clock
CLKIN Clock Period
(Processor) Core Clock Period
(Peripheral) Clock Period = 2 × t
CCLK
Serial Port Clock Period = (t
PCLK
) × SR
SPI Clock Period = (t
PCLK
) × SPIR
Figure 5. Core Clock and System Clock Relationship to CLKIN
CLKIN
CCLK
(CORECLOCK)
PLLILCLK
XTAL
XTAL
OSC
PLL
6:1, 16:1,
32:1
CLKOUT
CLK-CFG[1:0]
相關PDF資料
PDF描述
ADSP-21365SKSQ-ENG SHARC Processor
ADSP-21366SBSQ-ENG SHARC Processor
ADSP-21366SCSQ-ENG SHARC Processor
ADSP-21366 Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21366SKBC-ENG Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
相關代理商/技術參數
參數描述
ADSP-21366WBBCZ-1A 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21366YSWZ-2AA 功能描述:IC DSP 32BIT 200MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21367 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processors
ADSP-21367_06 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processors
ADSP-21367_08 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processors
主站蜘蛛池模板: 庆云县| 土默特左旗| 河北省| 肇东市| 邯郸县| 房山区| 福海县| 正安县| 云南省| 临澧县| 嘉定区| 乃东县| 长沙市| 金秀| 聂拉木县| 亳州市| 渭源县| 舟山市| 罗江县| 赞皇县| 弥勒县| 长春市| 宁化县| 盐边县| 镇安县| 滨海县| 濮阳县| 威海市| 喜德县| 华坪县| 合阳县| 延长县| 南乐县| 尤溪县| 衡水市| 乐至县| 中江县| 灵宝市| 铁力市| 石阡县| 扎赉特旗|