- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374034 > ADSP-2163BS-100 (ANALOG DEVICES INC) 100V 1A ULTRA FAST LOW-LOSS CONTROLLED AVALANCHE RECTIFIER, SMA US1 SERIES, DO- PDF資料下載
參數(shù)資料
| 型號： | ADSP-2163BS-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 100V 1A ULTRA FAST LOW-LOSS CONTROLLED AVALANCHE RECTIFIER, SMA US1 SERIES, DO- |
| 中文描述： | 24-BIT, 25 MHz, OTHER DSP, PQFP80 |
| 封裝： | METRIC, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 24/39頁 |
| 文件大小： | 243K |
| 代理商： | ADSP-2163BS-100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
REV. 0
ADSP-216x
–24–
TIMING PARAMETERS (ADSP-2161/ADSP-2163/ADSP-2165)
BUS REQUEST/BUS GRANT
16.67 MHz
Min
20 MHz
Min
25 MHz
Min
Frequency Dependency
Min
Parameter
Max
Max
Max
Max
Unit
Timing Requirements:
t
BH
BR
Hold After CLKOUT High
1
t
BS
BR
Setup Before CLKOUT Low
1
Switching Characteristics:
t
SD
CLKOUT High to
DMS
,
PMS
,
BMS
,
RD
,
WR
Disable
t
SDB
DMS
,
PMS
,
BMS
,
RD
,
WR
Disable to
BG
Low
t
SE
BG
High to
DMS
,
PMS
,
BMS
,
RD
,
WR
Enable
t
SEC
DMS
,
PMS
,
BMS
,
RD
,
WR
Enable to CLKOUT High
20
35
17.5
32.5
15
30
0.25t
CK
+ 5
0.25t
CK
+ 20
ns
ns
35
32.5
30
0.25t
CK
+ 20
ns
0
0
0
0
ns
0
0
0
0
ns
5
2.5
1.5
2
0.25t
CK
– 10
2
ns
NOTES
1
If
BR
meets the t
and t
setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle.
BR
requires
a pulsewidth greater than 10 ns.
2
For 25 MHz only, the minimum frequency dependency formula for t
SEC
= (0.25t
CK
– 8.5).
Section 10.2.4, “Bus Request/Grant,” on page 212 of the
ADSP-2100 Family User’s Manual
, Third Edition,
states that “When
BR
is recognized, the processor responds
immediately by asserting
BG
during the same cycle.” This is incorrect for the current versions of all ADSP-21xx processors:
BG
is asserted in the cycle
after
BR
is
recognized. No external synchronization circuit is needed when
BR
is generated as an asynchronous signal.
CLKOUT
t
SD
t
SDB
t
SE
t
SEC
t
BS
BR
t
BH
CLKOUT
PMS
,
DMS
BMS
,
RD
WR
BG
Figure 23. Bus Request/Bus Grant
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2163BS-66 | DSP Microcomputers with ROM |
| ADSP-2163KS-100 | DSP Microcomputers with ROM |
| ADSP-2163KS-66 | DSP Microcomputers with ROM |
| ADSP-2164BS-40 | SWITCH SLIDE DP3T RT ANG L=6MM |
| ADSP-2164KS-40 | DSP Microcomputers with ROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2163BS-1002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BS-66 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BS-662 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163KP-100 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163KP-1002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
發(fā)布緊急采購，3分鐘左右您將得到回復。