欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADSP-2173BST-80
廠商: ANALOG DEVICES INC
元件分類: 數字信號處理
英文描述: DSP Microcomputer
中文描述: 24-BIT, 10 MHz, OTHER DSP, PQFP128
封裝: PLASTIC, TQFP-128
文件頁數: 15/52頁
文件大小: 664K
代理商: ADSP-2173BST-80
ADSP-2171/ADSP-2172/ADSP-2173
REV. A
–15–
Control Registers
INST RUCT ION SE T DE SCRIPT ION
T he ADSP-217x assembly language instruction set has an alge-
braic syntax that was designed for ease of coding and read-
ability. T he assembly language, which takes full advantage of
the processor’s unique architecture, offers the following benefits:
T he algebraic syntax eliminates the need to remember cryptic
assembler mnemonics. For example, a typical arithmetic add
instruction, such as AR = AX 0 + AY0, resembles a simple
equation.
Every instruction assembles into a single, 24-bit word that can
execute in a single instruction cycle.
T he syntax is a superset ADSP-2100 Family assembly lan-
guage and is completely source and object code compatible
with other family members. Programs may need to be relo-
cated to utilize internal memory and conform to the ADSP-
217x’s interrupt vector and reset vector map.
Sixteen condition codes are available. For conditional jump,
call, return, or arithmetic instructions, the condition can be
checked and the operation executed in the same instruction
cycle.
Multifunction instructions allow parallel execution of an arith-
metic instruction with up to two fetches or one write to pro-
cessor memory space during a single instruction cycle.
Consult the
ADSP-2100 Family User’s Manual
for a complete
description of the syntax and an instruction set reference.
Biased Rounding
A new mode allows biased rounding in addition to the normal
unbiased rounding. When the BIASRND bit is set to 0, the nor-
mal unbiased rounding operations occur. When the BIASRND
bit is set to 1, biased rounding occurs instead of the normal un-
biased rounding. When operating in biased rounding mode all
rounding operations with MR0 set to 0x8000 will round up,
rather than only rounding odd MR1 values up. For example:
MR value before RND
00-0000-8000
00-0001-8000
00-0000-8001
00-0001-8001
00-0000-7FFF
00-0001-7FFF
T his mode only has an effect when the MR0 register contains
0x8000, all other rounding operation work normally. T his mode
was added to allow more efficient implementation of bit speci-
fied algorithms which specify biased rounding such as the GSM
speech compression routines. Unbiased rounding is preferred
for most algorithms.
Note:
BIASRND bit is Bit 12 of the SPORT 0 Autobuffer
Control register.
biased RND result
00-0001-8000
00-0002-8000
00-0001-8001
00-0002-8001
00-0000-7FFF
00-0001-7FFF
unbiased RND result
00-0000-8000
00-0002-8000
00-0001-8001
00-0002-8001
00-0000-7FFF
00-0001-7FFF
HSR6
0x3FE6
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Host HDR0 Write
Host HDR1 Write
Host HDR2 Write
Host HDR3 Write
Host HDR4 Write
Host HDR5 Write
2171 HDR5 Write
2171 HDR4 Write
2171 HDR3 Write
2171 HDR2 Write
2171 HDR1 Write
2171 HDR0 Write
Overwrite Mode
Software Reset
HSR7
0x3FE7
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
2171 HDR0 Write
2171 HDR1 Write
2171 HDR2 Write
2171 HDR3 Write
2171 HDR4 Write
2171 HDR5 Write
相關PDF資料
PDF描述
ADSP-2171KS-104 CAP 4.7PF 50V +/-0.5PF NPO(C0G) SMD-0603 TR-7-PA
ADSP-2171KS-133 DSP Microcomputer
ADSP-2171KST-104 DSP Microcomputer
ADSP-2171KST-133 DSP Microcomputer
ADSP-2171BST-104 DSP Microcomputer
相關代理商/技術參數
參數描述
ADSP-2176-760040 制造商:Analog Devices 功能描述:
ADSP-2176-760061 制造商:Analog Devices 功能描述:
ADSP-2176-760243 制造商:Analog Devices 功能描述:
ADSP-2178-780244 制造商:AD 制造商全稱:Analog Devices 功能描述:GSM Baseband Processing Chipset
ADSP2181 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
主站蜘蛛池模板: 威信县| 磴口县| 石棉县| 安国市| 洱源县| 富锦市| 宁武县| 瓦房店市| 海城市| 梓潼县| 伊通| 泰和县| 西乡县| 泰州市| 古田县| 都江堰市| 河间市| 化隆| 玉屏| 襄汾县| 垣曲县| 云安县| 聂荣县| 浪卡子县| 格尔木市| 鄯善县| 内黄县| 鹿邑县| 宁远县| 太和县| 大同市| 轮台县| 黔西县| 仙桃市| 巴彦淖尔市| 大渡口区| 高青县| 庆城县| 九台市| 全州县| 刚察县|