- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374037 > ADSP-2195MBST-140X (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2195MBST-140X |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 16-BIT, 160 MHz, OTHER DSP, PQFP144 |
| 封裝： | METRIC, PLASTIC, LQFP-144 |
| 文件頁(yè)數(shù)： | 44/68頁(yè) |
| 文件大小： | 951K |
| 代理商： | ADSP-2195MBST-140X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
For current information contact Analog Devices at 800/262-5643
ADSP-2195
September 2001
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
44
REV. PrA
Serial Port (SPORT) Frame Synch Timing
Table 19
and
Figure 22
describe SPORT frame synch operations.
To determine whether communication is possible between two devices at clock speed n, the following specifications must
be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3)
R/TCLK width.
Table 19. Serial Port (SPORT) Frame Synch Timing
Parameter
Description
Min
Max
Unit
Switching Characteristics
t
HOFSE
RFS Hold after RCLK (Internally Generated RFS)
1
1
Referenced to drive edge.
2
MCE = 1, TFS enable and TFS valid follow t
DDTLFSE
and t
DDTENFS
.
3
Referenced to sample edge.
12.4
ns
t
HOFSI
TFS Hold after TCLK (Internally Generated TFS)
1
12.2
ns
t
DDTENFS
Data Enable from late FS or MCE = 1, MFD = 0
2
4.7
ns
t
DDTLFSE
Data Delay from Late External TFS or External RFS with
MCE = 1, MFD = 0
3
4.7
ns
t
HDTE
Transmit Data Hold after TCLK (external clk)
1
12.4
ns
t
HDTI
Transmit Data Hold after TCLK (internal clk)
1
0
12.2
ns
t
DDTE
Transmit Data Delay after TCLK (external clk)
1
0
12.2
ns
t
DDTI
Transmit Data Delay after TCLK (internal clk)
1
0
11.1
ns
Timing Requirements
t
SFSE
TFS/RFS Setup before TCLK/RCLK (external clk)
3
–0.6
TBD
ns
t
SFSI
TFS/RFS Setup before TCLK/RCLK (internal clk)
3
–0.6
TBD
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2195 | LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Qty per Container: 25; Container: Rail |
| ADSP-2195MBCA-140X | LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Container: Rail |
| ADSP-2195MKST-160X | LM2991 Negative Low Dropout Adjustable Regulator; Package: TO-263; No of Pins: 5; Qty per Container: 45; Container: Rail |
| ADSP-2196 | DSP Microcomputer |
| ADSP-2196MBCA-140X | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2195MKCA-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,160 MIPS, 2.5V, 80KBYTES RAM - Bulk |
| ADSP-2195MKST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| adsp-2196mbca-140 | 制造商:Analog Devices 功能描述: |
| adsp-2196mbst-140 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP 制造商:Rochester Electronics LLC 功能描述: |
| ADSP-2196MBST-140Z | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 140MHz 140MIPS 144-Pin LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。