- 您現在的位置：買賣IC網 > PDF目錄374038 > ADUC7021BCP62 (ANALOG DEVICES INC) Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU PDF資料下載
參數資料
| 型號： | ADUC7021BCP62 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| 中文描述： | 32-BIT, FLASH, 45.5 MHz, MICROCONTROLLER, QCC40 |
| 封裝： | 6 X 6 MM, MO-220VJJD-2, LFCSP-40 |
| 文件頁數： | 34/80頁 |
| 文件大小： | 840K |
| 代理商： | ADUC7021BCP62 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
ADuC702x Series
Preliminary Technical Data
0x06
*
Rev. PrB | Page 34 of 80
Mass erase
Erase 62kByte of user space. The 2kByte of kernel are protected. This operation takes 2.48s To prevent
accidental execution a command sequence is required to execute this instruction, this is described below.
Default command. No write is allowed. This operation takes 2 cycles
Write can handle a maximum of 8 data of 16 bits and takes a maximum of 8 x 20
μ
s
0x07
0x08
Burst read
Burst read-
write
Erase Burst
read-write
Burst
termination
Signature
0x09
Will automatically erase the page indexed by the write, allow to write pages without running an erase
command. This command takes 20 ms to erase the page + 20
μ
s per data to write
Stops the running burst to allow execution from Flash/EE immediately
0x0A
0x0B
Give a signature of the 64kBytes of Flash/EE in the 24-bit FEESIGN MMR. This operation takes 32778 clock
cycles.
This command can be run only once. The value of FEEPRO is saved and can be removed only with a mass
erase (0x06) or with the key
Reserved
Reserved
No operation, interrupt generated
*
The FEECON will always read 0x07 immediately after execution of any of these commands.
Command Sequence for executing a Mass Erase
0x0C
Protect
0x0D
0x0E
0x0F
Reserved
Reserved
Ping
FEEADR = 0x800; //Any address
FEECON=0x01; //Read command
while (!(FEESTA & 0x01)){} //Wait for read
FEECON=0x04; //Verify Command
FEEDAT=0x06; //Mass erase enable
FEECON=0x06; //Mass erase command
Table 15: FEEPRO and FEEHIDE MMR bit designations
Bit
31
Description
Read protection
Cleared
by user to protect all code
Set
by user to allow reading the code
Write protection for pages 123 to 120, for pages 119 to 116… and for pages 0 to 3
Cleared
by user to protect the pages in writing
Set
by user to allow writing the pages
EXECUTION TIME FROM SRAM AND
FLASH/EE
30-0
This chapter describes SRAM and Flash/EE access times during
execution for applications where execution time is critical.
Execution from SRAM
Fetching instructions from SRAM takes one clock cycle as the
access time of the SRAM is 2ns and a clock cycle is 22ns
minimum. However, if the instruction involve reading or
writing data to memory, one extra cycle must be added if the
data is in SRAM, or three cycle if the data is in Flash/EE, one
cycle to execute the instruction and two cycles to get the 32-bit
data from Flash/EE. A control flow instruction, for example a
branch instruction will take one cycle to fetch but also two cycle
to fill the pipeline with the new instructions.
Execution from Flash/EE
Because the Flash/EE width is 16-bit and access time for 16-bit
words is 22ns, execution from Flash/EE cannot be done in one
cycle as from SRAM when CD bit =0. Also some dead times are
needed before accessing data for any value of CD bits.
In ARM mode, where instructions are 32 bits, two cycles are
needed to fetch any instruction when CD = 0 and in Thumb
mode, where instructions are 16 bits, one cycle is needed to
fetch any instruction.
Timing is identical in both mode when executing instructions
that involve using the Flash/EE for data memory. If the
instruction to be executed is a control flow instruction, an extra
cycle is needed to decode the new address of the program
counter and then four cycles are needed to fill the pipe-line. A
data processing instruction involving only core register doesn’t
require any extra clock cycle but if it involves data in Flash/EE,
an extra clock cycle is needed to decode the address of the data
and two cycles to get the 32-bit data from Flash/EE. An extra
相關PDF資料 |
PDF描述 |
|---|---|
| ADUC7022ACP32 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022BCP32 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022BCP62 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7024BCP62 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7024BST62 | Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUC7021BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+8-CH,12-B ADC & 2X12-B DAC IC - Trays |
| ADUC7021BCPZ32 | 功能描述:IC MCU FLASH 32K W/ANLG 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設備:欠壓檢測/復位，POR，WDT 輸入/輸出數:40 程序存儲器容量:96KB（96K x 8） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數據轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587 |
| ADUC7021BCPZ32-RL | 制造商:Analog Devices 功能描述:MCU 16-bit/32-bit ADuC7xxx ARM7TDMI RISC 62KB Flash 3.3V 40-Pin LFCSP EP T/R |
| ADUC7021BCPZ32-RL7 | 功能描述:IC MCU FLASH 32K W/ANLG 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數:16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC7021BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 產品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設備:欠壓檢測/復位，DMA，POR，PWM，WDT 輸入/輸出數:50 程序存儲器容量:192KB（96K x 16） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數據轉換器:A/D 16x12b; D/A 2x12b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
發布緊急采購，3分鐘左右您將得到回復。