- 您現在的位置：買賣IC網 > PDF目錄374044 > ADV3000 (Analog Devices, Inc.) 3:1 HDMI/DVI Switch with Equalization PDF資料下載
參數資料
| 型號： | ADV3000 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 3:1 HDMI/DVI Switch with Equalization |
| 中文描述： | 3:1的HDMI / DVI接口與均衡開關 |
| 文件頁數： | 14/28頁 |
| 文件大小： | 608K |
| 代理商： | ADV3000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
ADV3000
SERIAL CONTROL INTERFACE
RESET
On initial power-up, or at any point in operation, the ADV3000
register set can be restored to preprogrammed default values by
pulling the RESET pin to low in accordance with the specifica-
tions in Table 1. During normal operation, however, the RESET
pin must be pulled up to 3.3 V. Following a reset, the prepro-
grammed default values of the ADV3000 register set correspond
to the state of the parallel interface configuration registers, as
listed in Table 18. The ADV3000 can be controlled through the
parallel control interface until the first serial control event
occurs. As soon as any serial control event occurs, the serial
programming values, corresponding to the state of the serial
interface configuration registers (Table 5), override any prior
parallel programming values, and the parallel control interface
is disabled until the part is subsequently reset.
WRITE PROCEDURE
To write data to the ADV3000 register set, an I
2
C master (such
as a microcontroller) needs to send the appropriate control
signals to the ADV3000 slave device. The signals are controlled
by the I
2
C master, unless otherwise specified. For a diagram of
the procedure, see Figure 29. The steps for a write procedure are
as follows:
1.
Send a start condition (while holding the I2C_SCL line
high, pull the I2C_SDA line low).
2.
Send the ADV3000 part address (seven bits). The upper six
bits of the ADV3000 part address are the static value
[100100] and the LSB is set by Input Pin I2C_ADDR0. This
transfer should be MSB first.
3.
Send the write indicator bit (0).
Rev. 0 | Page 14 of 28
4.
5.
Wait for the ADV3000 to acknowledge the request.
Send the register address (eight bits) to which data is to be
written. This transfer should be MSB first.
Wait for the ADV3000 to acknowledge the request.
Send the data (eight bits) to be written to the register
whose address was set in Step 5. This transfer should be
MSB first.
Wait for the ADV3000 to acknowledge the request.
Perform one of the following:
9a.
Send a stop condition (while holding the I2C_SCL
line high, pull the I2C_SDA line high) and release
control of the bus to end the transaction (shown in
Figure 29).
9b.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 in this procedure to perform
another write.
9c.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 2 of the read procedure (in the
Read Procedure section) to perform a read from
another address.
9d.
Send a repeated start condition (while holding the
I2C_SCL line high, pull the I2C_SDA line low) and
continue with Step 8 of the read procedure (in the
Read Procedure section) to perform a read from the
same address set in Step 5.
6.
7.
8.
9.
R/W
ACK
ACK
START
FIXED PART
ADDR
REGISTER ADDR
DATA
STOP
ACK
1
2
3
4
5
6
7
8
9
I2C_SCL
GENERAL CASE
I2C_SDA
EXAMPLE
I2C_SDA
*THE SWITCHING/UPDATE DELAY BEGINS AT THE FALLING EDGE OF THELAST
DATA BIT; FOR EXAMPLE, THE FALLING EDGE JUST BEFORE STEP 8.
*
0
I2C_ADDR0
Figure 29. I
2
C Write Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| ADV3000ASTZ | 3:1 HDMI/DVI Switch with Equalization |
| ADV3000ASTZ-RL | 3:1 HDMI/DVI Switch with Equalization |
| ADV3000-EVALZ | 3:1 HDMI/DVI Switch with Equalization |
| ADV453 | Circular Connector; No. of Contacts:22; Series:LJTP02R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle |
| ADV458 | Triple 8-Bit Video RAM-DAC(三通道,8位視頻RAM-D/A轉換器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV3000ASTZ | 制造商:Analog Devices 功能描述:HDMI/DVI SWIT 80LQFP - Trays |
| ADV3000ASTZ-RL | 制造商:Analog Devices 功能描述:HDMI/DVI SWIT 80LQFP - Tape and Reel |
| ADV3000-EVALZ | 制造商:Analog Devices 功能描述:EVAL KIT FOR 3:1 HDMI/DVI SWIT W/ EQUALIZATION - Bulk |
| ADV3002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4:1 HDMI/DVI Switch with Equalization, DDC/CEC Buffers and EDID Replication |
| ADV3002BSTZ | 功能描述:IC SWITCH HDMI/DVI 4:1 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:- 應用說明:Ultrasound Imaging Systems Application Note 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 功能:開關 電路:單刀單擲 導通狀態電阻:48 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電流 - 電源:5µA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:托盤 |
發布緊急采購，3分鐘左右您將得到回復。